



## Fully differential and unipolar (single-ended) voltage-mode circuits



Each signal is carried by a **single wire**. Signals ( $v_1, v_2, \dots$ ) are **voltage** differences between the wires and a common node (usually gnd).



Each signal is carried by **a wire pair**. Signals ( $v_1, v_2 \dots$ ) are the **voltage** differences between the wires that form the respective pairs..

# Fully differential systems: motivations

## Advantages of fully differential circuit with respect to unipolar circuits

1. Lower sensitivity to interference
2. Wider output range
3. Better linearity

## Drawbacks


- Greater complexity (e.g. the feedback networks are formed by twice the components as in the unipolar case).
- Require stabilization of common mode voltages.

## Interference coupling mechanisms

- Ground non uniformity (gnd noise)
- Vdd variations (vdd noise, vdd bounce)
- Capacitive coupling
- Substrate noise

Transmission of a signal (voltage) between two cells:


**Ideal case**



All interconnections have null series impedance. Gnd and Vdd can be considered as single nodes.

$$V_{iB} = V_{oA}$$

## Real case: ground non-uniformity caused by ground currents



Physical interconnections have non-zero resistance and non-zero inductance


Gnd and Vdd conductors carry considerable currents since they distribute power to all blocks.

Current  $i_G$  flowing in the ground conductor creates a difference  $v_G$  between the two local grounds in the vicinity of blocks A and B.

$$v_G = Z_G i_G$$

$$v_{iB} = v_{oA} - v_G$$

## Critical cases



If block C is a digital circuit synchronized by a fast clock, its supply current  $I_{sup-C}$ , contains spectral components up to very high frequencies.

The resulting interference on the analog circuits can be difficult to reject since high frequency components can fold-back to low frequencies through sampling (ADCs, SC circuits) or non-linearities.

## Origin of the $Z_G$ impedance.

### Integrated circuits

- Interconnect lines (tens of Ohm if gnd routing is not performed properly)
- Vias (in the order of a few Ohms / via)
- Inductance is generally negligible up to several GHz


### Printed Circuit Boards (PCBs)

- Interconnect resistances are generally the tens of  $m\Omega$  range
- Inductances can be significant

### Board-to-Board interconnections (connecting wires)

- Inductance is generally dominant
- Contact resistance in connectors can be important

# Immunity of differential architectures to non-uniform gnd potential



The wires that carry the signals do not experience significant voltage drops, since the currents that pass through them is generally negligible.

$V_{iBd} = V_{iBp} - V_{iBn}$  Block B Diff. input

$$\begin{cases} V_{iBp} = V_{oAp} - V_G \\ V_{iBn} = V_{oAn} - V_G \end{cases}$$


Differential components (signals)

$$V_{iBd} = V_{oAd}$$

Common mode components

$$V_{iBc} = V_{oAc} - V_G$$

## $V_{dd}$ variations



The cause of  $V_{dd}$  variations is the same of *gnd* non-uniformity: voltage drops produced by supply currents flowing into the  $V_{dd}$  lines.

Coupling to the signal is mainly due to low PSSR, since  $V_{dd}$  is not used as a reference for signals. Single ended blocks have a PSSR that decreases steeply at high frequencies.

Note that supply currents include the supply currents of blocks A and B, which generally depends on the input signal. This may introduce unwanted feedback loops with risk of instability.



## Just a look to datasheets


### OPERATING CHARACTERISTICS

The OPA377 family of amplifiers has parameters that are fully specified from 2.2V to 5.5V ( $\pm 1.1\text{V}$  to  $\pm 2.75\text{V}$ ). Many of the specifications apply from  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ . Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the [Typical Characteristics](#).

### GENERAL LAYOUT GUIDELINES

For best operational performance of the device, good printed circuit board (PCB) layout practices are required. Low-loss,  $0.1\mu\text{F}$  bypass capacitors must be connected between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from  $V_+$  to ground is applicable to single-supply applications.

### BASIC AMPLIFIER CONFIGURATIONS




100 nF

Impulsive and high frequency currents (zero mean) are provided by the capacitor and do not run through the interconnections

This practice is also applied inside integrated circuits, but the small values of on-chip capacitors make it effective only for very high frequency components and comes at the expense of large area occupation.

## PSSR and CMRR are much better in fully differential blocks




### Symmetrical stimuli

- $V_{dd}$  variations
- Common mode signals
- Global process errors
- *Substrate noise*

All types of symmetrical stimuli do not produce any effect on the differential output voltage if the circuit is perfectly symmetric.

A reduced amount of leakage from symmetrical stimuli and differential quantities can be due to the unavoidable asymmetries caused by (1) process errors and (2) presence of large differential components due to large input signals.

## Good practices for gnd and Vdd distribution in mixed signal ICs.




Sensitive cells, such as analog blocks and noisy circuits, such as digital sub-units should be provided of separate gnd and Vdd power buses. The AGnd (analog gnd) and DGnd (digital gnd) will be connected in a single point, as close as possible to the gnd pad. Even better, they may have separate pads and the connection is made on the PCB.



## Interference capacitive coupling

interfering line (e.g. a clock line)




$$Z_a = \frac{1}{j\omega C_a}$$

$$\text{if } |Z_a| \gg |Z_{oA} // Z_{iB}|$$

$$V_{iB} = V_D \frac{Z_{oA} // Z_{iB}}{Z_{oA} // Z_{iB} + Z_a} \cong V_D \frac{Z_{oA} // Z_{iB}}{Z_a}$$


It is possible to exploit the symmetry of a fully-differential block to get same interference signals on the two wires that form the input and output ports. To obtain this a symmetrical layout and environment is essential.

interfering line




interfering line (duplicated)

# The substrate noise




## Approaches to reduce substrate noise

- Separate as much as possible the digital and analog circuit
- Use guard rings of substrate taps to reduce propagation





If the sensitive circuits (e.g. analog circuits) and the interference source (i.e. digital circuits) are sufficiently far apart, then substrate noise can be considered uniform over the area of the sensitive circuit.



In fully-differential architectures, it acts as a common mode interference and is rejected

## Other advantages of fully-differential circuits: double output range

Let us consider a single supply case




$$V_{od} = V_{op} - V_{on}$$

Each single output ( $V_{on}$ ,  $V_{op}$ ) has a range  $\Delta V_{o-se} = V_{oMAX} - V_{oMIN}$



The differential output ( $V_{op} - V_{on}$ ) has a range  $\Delta V_{o-fd} = 2(V_{oMAX} - V_{oMIN})$

## Other advantages of fully-differential circuits: increased linearity







# Fully differential circuits: the need for a stabilized output common mode voltage



Ideal in-out relationship




$V_{oc}$  is too high: reduced range




An extreme case: no linear range

## Input output characteristics in a fully-differential circuit: the correct feasible case




Ideal: zero input offset voltage  
(not possible, due to process errors)



Possible: there is an offset  
voltage, but the linearity range  
is still maximum

In the majority of fully-differential cells, the output common mode voltage should be stabilized and fixed to a convenient value.

## The fully-differential operational amplifier: definitions




$$\begin{cases} V_{id} = V_{i1} - V_{i2} \\ V_{od} = V_{o2} - V_{o1} \end{cases}$$

$$\begin{cases} V_{ic} = \frac{V_{i1} + V_{i2}}{2} \\ V_{oc} = \frac{V_{o2} + V_{o1}}{2} \end{cases}$$

The inverting output is placed on the same side of the non-inverting input to simplify drawing of closed loop configurations

This symbol means that the amplifier includes a common mode stabilization circuit

# The fully-differential operational amplifier: properties




$$\begin{cases} V_{od} = A(V_{id} - v_n) \quad A > 0 \quad (|A| \gg 1) \\ V_{oC} = V_{CMO} = \text{constant} \end{cases}$$

Contribution of noise to the input differential voltage in closed loop

$$V_{id} \cong v_n' \equiv \frac{\beta A}{\beta A - 1} v_n$$


Filtered version of the input noise voltage

Closed loop configuration:  $V_{id}$



$$\begin{aligned} V_{id} &= \beta V_{od} + V_k \\ V_{od} &= A(V_{id} - v_n) \end{aligned}$$

## The "unity-gain" configuration



It is common practice to indicate this configuration by "unity-gain".

This is improper because there is no available port to insert a signal.

However, this configuration is particularly useful in switched-capacitor circuits.



$$V_{id} = -V_{od} \quad \beta = -1$$

$$\underline{V_{id}} \cong v_n \quad V_{od} \cong -v_n$$

$$\underline{V_{ic} = V_{oc} = V_{CMO}}$$


$$V_{i1} = V_{CMO} + \frac{v_n}{2}; \quad V_{i2} = V_{CMO} - \frac{v_n}{2}$$

## Fully differential amplifier with resistive feedback





Analogous S/E configuration: inverting amplifier.

**The fully-diff. version needs twice the passive components**



In fully-differential architecture, speaking of inverting and non-inverting topologies is meaningless, since a sign change can be obtained by simply swapping the wires

## Fully differential amplifier with resistive feedback



$$V_{i1} = V_{o1} \underbrace{\frac{R_{1A}}{R_{1A} + R_{2A}}}_{\beta_1} + V_{S1} \underbrace{\frac{R_{2A}}{R_{1A} + R_{2A}}}_{1-\beta_1}$$


$$V_{i1} = V_{o1} \beta_1 + V_{S1} (1 - \beta_1)$$

$$V_{i2} = V_{o2} \beta_2 + V_{S2} (1 - \beta_2)$$

$$\beta_1 = \frac{R_{1A}}{R_{1A} + R_{2A}}$$

$$\beta_2 = \frac{R_{1B}}{R_{1B} + R_{2B}}$$

## Fully differential amplifier with resistive feedback



$$\beta_1 = \frac{R_{1A}}{R_{1A} + R_{2A}} \quad \beta_2 = \frac{R_{1B}}{R_{1B} + R_{2B}}$$

Nominally  $\beta_1 = \beta_2$ , but unavoidable process errors (local errors) make them different

It is convenient to split the two coefficients as a mean value and a difference:

$$\beta_1 = \beta_m + \frac{\Delta\beta}{2}; \quad \beta_2 = \beta_m - \frac{\Delta\beta}{2}$$

$$\begin{cases} V_{i1} = V_{o1}\beta_1 + V_{S1}(1 - \beta_1) \\ V_{i2} = V_{o2}\beta_2 + V_{S2}(1 - \beta_2) \end{cases}$$

$$\begin{cases} V_{i1} = V_{o1}\left(\beta_m + \frac{\Delta\beta}{2}\right) + V_{S1}\left(1 - \beta_m - \frac{\Delta\beta}{2}\right) \\ V_{i2} = V_{o2}\left(\beta_m - \frac{\Delta\beta}{2}\right) + V_{S2}\left(1 - \beta_m + \frac{\Delta\beta}{2}\right) \end{cases}$$



# Fully differential amplifier with resistive feedback

## Differential mode analysis

$$\begin{cases} V_{i1} = V_{o1} \left( \beta_m + \frac{\Delta\beta}{2} \right) + V_{S1} \left( 1 - \beta_m - \frac{\Delta\beta}{2} \right) & - \\ V_{i2} = V_{o2} \left( \beta_m - \frac{\Delta\beta}{2} \right) + V_{S2} \left( 1 - \beta_m + \frac{\Delta\beta}{2} \right) & + \end{cases}$$

$$\begin{cases} V_{Sd} = V_{S2} - V_{S1} & \text{Input differential mode voltage} \\ V_{Sc} = \frac{V_{S1} + V_{S2}}{2} & \text{Input common mode voltage} \end{cases}$$

$$V_{i2} - V_{i1} = (V_{o2} - V_{o1}) \beta_m - \left( \frac{V_{o1} + V_{o2}}{2} \right) \Delta\beta + (V_{S2} - V_{S1}) (1 - \beta_m) + \frac{V_{S1} + V_{S2}}{2} \Delta\beta$$

$$\underbrace{V_{i2} - V_{i1}} = V_{od} \beta_m - V_{oc} \Delta\beta + V_{Sd} (1 - \beta_m) + V_{Sc} \Delta\beta$$

$$-V_{id} \cong -v_n$$


## Fully differential amplifier with resistive feedback

$$-v_n = V_{od} \beta_m \underline{-V_{oc} \Delta\beta} + V_{Sd} (1 - \beta_m) + \underline{V_{Sc} \Delta\beta}$$

$$-V_{od} \beta_m = +v_n + V_{Sd} (1 - \beta_m) + (V_{Sc} - V_{oc}) \Delta\beta$$

$$V_{od} = -\frac{v_n}{\beta_m} - V_{Sd} \frac{(1 - \beta_m)}{\beta_m} - (V_{Sc} - V_{oc}) \frac{\Delta\beta}{\beta_m}$$

$\uparrow$   
 $V_{CMO}$




$$v_{od-noise} = -\frac{v_n}{\beta_m}$$

$$A_{dd} = -\frac{(1 - \beta_m)}{\beta_m}$$

$$A_{cd} = -\frac{\Delta\beta}{\beta_m} \quad \text{relative matching error}$$

$$CMRR = \left| \frac{A_{dd}}{A_{cd}} \right| = |A_{dd}| \cdot \left| \frac{\Delta\beta}{\beta_m} \right|^{-1}$$

## Fully differential amplifier with resistive feedback



$$A_{dd} = -\frac{(1-\beta_m)}{\beta_m} \quad \beta_m = \frac{\beta_1 + \beta_2}{2}$$

$$\beta_1 = \frac{R_{1A}}{R_{1A} + R_{2A}} \quad \beta_2 = \frac{R_{1B}}{R_{1B} + R_{2B}}$$


$$\beta_1 = \beta_2 = \beta_m = \frac{R_1}{R_1 + R_2} \equiv \beta$$

Nominal case:

$$\left. \begin{aligned} R_{1A} &= R_{1B} = R_1 \\ R_{2A} &= R_{2B} = R_2 \end{aligned} \right\}$$

$$A_{dd} = -\frac{(1-\beta)}{\beta} = -\frac{R_2}{R_1 + R_2} \frac{R_1 + R_2}{R_1} = -\frac{R_2}{R_1}$$

## Fully differential amplifier with resistive feedback



We do not know the input common mode voltage

$$V_{ic} = \beta V_{CMO} + (1 - \beta) v_{Sc}$$

$$\begin{cases} v_{i1} = v_{o1} \left( \beta_m + \frac{\Delta\beta}{2} \right) + v_{S1} \left( 1 - \beta_m - \frac{\Delta\beta}{2} \right) \times \frac{1}{2} \\ v_{i2} = v_{o2} \left( \beta_m - \frac{\Delta\beta}{2} \right) + v_{S2} \left( 1 - \beta_m + \frac{\Delta\beta}{2} \right) \times \frac{1}{2} \end{cases}$$



Generally, determination of the common mode voltage does not require high accuracy. We can use the nominal case.

$$\begin{cases} \beta_m = \beta \\ \Delta\beta = 0 \end{cases}$$

We have to check that for all possible values of  $\mathbf{v_{SC}}$ , the input common mode voltage does not exceed the amplifier input CM range

## 3-op-amp fully-differential instrumentation amplifier


Nominal case



This circuit alone cannot be used as an instrumentation amplifier since it has too low an input resistance

We could use input buffers built with single-ended operational amplifiers. But there is a more versatile option ...

## 3-op-amp fully-differential instrumentation amplifier



$$A_{dd-tot} = - \left( 1 + 2 \frac{R_{G2}}{R_{G1}} \right) \frac{R_2}{R_1}$$


$$A_{dd1} = 1 + 2 \frac{R_{G2}}{R_{G1}} \quad A_{cc1} = 1$$

$$A_{cd1} \cong 0$$


First stage: is identical to the first stage of the single-ended in-amp

Second stage: reject the input common mode voltage and produces a stabilized output common mode voltage. Often its gain is set to 1


## Versatility limits of the fully-differential operational amplifier



S/E op-amp based topologies





These are topologies that present a high input resistance. They cannot be implemented in the fully differential domain using an FD op-amp.



For example, the fully-differential unity-gain configuration, differently from its S/E counterpart, cannot work as a buffer. There is not an input port available for the signal.



# Versatility limits of the fully-differential operational amplifier

Single ended op-amp  
(electrical symbol)



Functional representation


Fully-differential op-amp  
(electrical symbol)



Functional representation: in fully differential architectures every wire pair is a single signal



## The DDA: Difference Differential Amplifier



$$V_{out} = A(V_A + V_B)$$

$$V_{out} = A(V_{iA} - V'_{iB})$$


$$\frac{V_{out}}{A} = (V_{iA} - V'_{iB})$$

In a closed loop configuration, if the circuit is stable and the amplifier is in its linearity range ( $A \gg 1$ ):

$$V_{iA} \cong V'_{iB} = -V_{iB}$$

This is the equivalent of the virtual short circuit in DDAs. Note that, individually  $V_{iA}$  and  $V_{iB}$  can be large


## DDA-based instrumentation amplifier



$$V_{iB} = \beta V_{out} \text{ with } \beta < 0$$

$$V_{iA} = V_{in}$$

$$V_{iA} = -V_{iB} \Rightarrow V_{in} = -\beta V_{out} \quad V_{out} = -\frac{1}{\beta} V_{in} \quad A_{dd} = -\frac{1}{\beta}$$



$$V_{iB} = -\frac{R_1}{R_1 + 2R_2} V_{out}$$

$$\beta = -\frac{R_1}{R_1 + 2R_2}$$

$$A_{dd} = \frac{V_{out}}{V_{in}} = \frac{R_1 + 2R_2}{R_1}$$