Very basic rules to facilitate analysis / synthesis of integrated analog circuits

In these slides:

- 1. How to obtain the large signal equation of p-type transistors from n-type ones and a few intuitive views about both.
- 2. Basic expressions for the resistances seen from each terminal in notable single-transistor configurations.
- 3. The $g_m r_d$ ($g_m r_o$ in BJTs) product
- 4. Power rails, floating rails and reference nodes

1. From n-type transistors to p-type ones

We will start from MOSFETs and, at last, will briefly cite the case of BJTs. These considerations apply to the <u>large signal</u> <u>behavior</u>, since the small-signal equivalent circuits of n-type and p-type transistors are identical.

From n-MOSFETs to p-MOSFETS

$$V_{GS}$$
 + V_{DS}

$$V_{DS} \ge 0$$

$$V_{GS} - V_{tn} \ge 0$$

$$I_D \ge 0$$

$$V_{DS} + V_{DS} + V_{DS} - V_{DS} \le 0$$

$$V_{GS} - V_{tp} \le 0$$

$$I_D \le 0$$

Apply this transformation:

$$egin{aligned} V_{DS} & \Longrightarrow -V_{DS} & (V_{DSAT} \Longrightarrow -V_{DSAT}) \ & (V_{GS} - V_{tn}) \Longrightarrow - (V_{GS} - V_{tp}) \ & I_D \Longrightarrow -I_D \end{aligned}$$

And put it into the n-MOS equations:



Obtain the correct p-MOS equations!

Useful examples: transition between triode and saturation region

$$V_{DSAT} \ge V_{DSAT}$$

$$V_{DSAT} = \begin{cases} \cong 100 \text{ mV (weak inversion)} \\ V_{GS} - V_{tn} \text{ (strong inversion)} \end{cases} \text{N-MOS}$$

Applying the transformation

(considering also $V_{DSAT} \longrightarrow -V_{DSAT}$



$$-V_{DS} \ge -V_{DSAT}$$

$$V_{DSAT} = \begin{cases} \cong -100 \text{ mV (weak inversion)} \\ -(V_{GS} - V_{tn}) \text{ (strong inversion)} \end{cases}$$


P-MOS

Again on the triode-saturation transition: Strong Inversion N-MOSFET in **Strong Inversion**

Condition to keep the MOSFET in saturation

$$V_{DS} \ge V_{GS} - V_{tn} \Longrightarrow V_D - V_S \ge V_G - V_S - V_{tn}$$

$$V_D \ge V_G - V_{tn}$$



Practical Rule

In order to keep an N-MOSFET in saturation V_D cannot descend below the gate voltage (V_G) reduced by V_{tn}

This picture represents a drain voltage that progressively decreases while the gate voltage is constant

Again on the triode-saturation transition: Strong Inversion

P-MOSFET in **Strong Inversion**


Condition to keep the MOSFET in saturation

$$-V_{DS} \ge -\left(V_{GS} - V_{tp}\right) \Longrightarrow V_{DS} \le \left(V_{GS} - V_{tp}\right) \Longrightarrow V_D \le V_G - V_{tp}$$



Enhancement P-MOSFET
$$V_{tp} < 0 \Rightarrow -V_{tp} = \left|V_{tp}\right|$$

$$V_D \le V_G + \left| V_{tp} \right|$$




In order to keep a P-MOSFET in saturation V_D cannot rise over the gate voltage (V_G) increased by $|V_{to}|$

The "natural" direction of the current in P-type transistors

$$I_D \Longrightarrow -I_D$$



By this convention, the drain current is positive also in P-MOSFETs



This is equivalent to reverse the conventional direction of the drain current for P.MOSFETs

An intuitive view to deal with p-MOSFETs

always

$$V_{DS} \leq 0 \Longrightarrow -V_{DS} = \left| V_{DS} \right|$$

$$V_{tp} < 0 \Longrightarrow -V_{tp} = \left| V_{tp} \right|$$

$$V_{tp} < 0 \Longrightarrow -V_{tp} = \left| V_{tp} \right|$$
 $V_{GS} - V_{tp} \le 0 \Longrightarrow V_{GS} \le V_{tp} \le 0$

increased by $|V_{GS}|$

in strong inversion for enhancement p-MOSFETs

$$\left(V_{GS} - V_{tp}\right) \le 0 \quad \Longrightarrow \quad -\left(V_{GS} - V_{tp}\right) = \left|V_{GS} - V_{tp}\right|$$

in strong and moderate inversion




 $-V_{GS} = |V_{GS}|^+$ Passing from the gate to the source the voltage is

$$|$$
 V_D

The voltage drop across the mosfet, measured along the natural direction of ID is |V_{DS}|

$$_{S} = |V_{DS}|$$


From NPN BJTs to PNP ones




Transformations

$$I_C \Rightarrow -I_C$$
 $I_P \Rightarrow -I_P$

avoided if the opposite convention for the current direction is used




Output characteristics $I_C = f(V_{CE})$; (common emitter configuration)



2. Notable case of small signal resistances

In order to simplify the analysis of circuits including a large number of devices, it is important to keep in mind simple expressions of the resistances that are seen from one terminal of a transistor to *gnd* in different configurations. In the next slides, cases of great importance for the synthesis of electronic circuits are recalled. The expressions may be complicated, and it is important to remember only the simplified forms and the broad conditions for which the approximations hold true


The six basic (small signal) resistances: MOSFETS (for simplicity, body effect is neglected in these formulas)




$$r_{v1} = \frac{R_D + r_d}{1 + g_m r_d} \quad \text{exact result}$$

Conditions for approximation

$$g_m r_d >> 1$$
 and $R_D << r_d \implies r_{v1} \cong \frac{1}{g_m}$



The six basic (small signal) resistances: BJTs




exact result

$$r_{v4} = \frac{R_C + r_o}{1 + g_{meq} r_o} //(r_{be} + R_B)$$

Conditions for approximation

$$g_{meq}r_o >> 1$$
, $R_C << r_o$, $\frac{1}{g_{meq}} << (R_B + r_{be})$



exact result

$$r_{v5} = R_{Eeq} + r_o \left(1 + g_{meq} R_{Eeq}\right)$$
 $R_{Eeq} = \left(R_B + r_{be}\right) / / R_E$
approximations

1)
$$R_E \ll (r_{be} + R_B) \Rightarrow r_{v5} \cong r_o (1 + g_{meq} R_E)$$

2)
$$R_E \gg (r_{be} + R_B) \Rightarrow r_{v5} \cong r_o (1 + h_{fe})$$

Classification of resistances in analog circuits

	$\times g_m r_d$		$\times g_m r_d$	
			X /	
	Small	Medium-	Large	Very
		large		Very large
MOSFETs	1/g _m	-	r_d	$(g_m r_d) r_d$
BJTs	1/g _m	$r_{be}\left(h_{ie}\right)$	r_0	$h_{fe}r_o$

3. The $g_m r_d$ product in MOSFETs ($g_m r_o$ in BJTs)

The $g_m r_d$ product in MOSFETs and JFETs, or the equivalent $g_m r_o$ product in BJT, plays an important role in many circuit configurations.

For example, this product appears in the voltage gain expression of most topologies used to design high-gain amplifier stages. A large $g_m r_d$ product is also beneficial for the output resistance of high-performance current sources. In the next slides we will consider which are the factors that affect the $g_m r_d$ ($g_m r_o$) product.

The $g_m r_d$ product (in saturation region)

$$g_{m} = \frac{I_{D}}{V_{TE}}$$

$$r_{d} = \frac{1}{g_{ds}} = \frac{1}{\lambda I_{D}} = \frac{\lambda^{-1}}{I_{D}}$$

$$g_{m}r_{d} = \frac{1}{V_{TE}} \cdot \frac{1}{\lambda}$$

$$\frac{V_{\text{TE}}}{\text{weak inversion}}$$

$$\frac{V_{\text{TE}}}{v_{\text{obs}} - V_{\text{t}}}$$

$$\frac{1}{\lambda} \propto L_{eff}$$

Large g_mr_d products are obtained for small V_{GS}-V_t and large L

As a broad estimate, g_mr_d can be considered to be of the order of **100**

$g_m r_0$ for BJTs in active zone


$$g_{m} = \frac{I_{C}}{V_{T}}$$

$$r_{o} = \frac{V_{A}}{I_{C}}$$
This result is correct in the I_C region where the exponential I_C vs. V_{BE} dependence holds (see the Gummel Plot)

- $g_m r_0$ may easily reach 1000 (e.g. for $V_A=25 \text{ V}$)
- $g_m r_0$ does not depend on the BJT operating point (this is an important difference between BJT and MOSFETS)

In general, the performance of BJT integrated circuits is affected by less degrees of freedom (DOFs) than CMOS ones. One of the reason is that, for a given temperature the g_m/I_c ratio is a constant (=1/ V_T). If there is the need to change this ratio, emitter degeneration is the simplest choice.

Emitter degeneration (source degeneration)



- Lower effective g_m for the same $I_D(I_C)$
- Higher equivalent r_o
- Higher input resistance (BJT)

$$g_{mrid} \cong \frac{g_m}{1 + g_m R_E}$$
 reduced g_m






$$g_{mrid} = \frac{g_m}{1 + g R_c}$$


$$\frac{g_{mrid}}{I_D} = \frac{1}{V_{TE}} \cdot \frac{1}{1 + g_m R_S}$$

$$g_m R_S = \frac{I_D R_S}{V_{TE}}$$


$$\frac{g_{mrid}}{I_C} \cong \frac{1}{V_T} \cdot \frac{1}{1 + g_m R_E}$$



voltage drop across R_F in the operating point




4. Power rails and floating rails



Each <u>power rail</u> is connected to one of terminal of the power supply. Power rails carry the <u>supply currents</u> to all blocks of the IC

If the currents that the **floating rail** provides to the circuits connected to it (U1 and U2) are too large, the voltage of the floating rail can be altered. In that case it is necessary to use an active circuit (e.g a voltage buffer) to create the floating rail.

Reference node for voltages: power supply invariance




Invariance of input and output voltages with respect to supply voltage

Depending on the topology of a







- 1) The real input signal is V_i
- 2) The real input signal is V_{i-C}


(The internal currents and output voltages do not vary if the real input is constant even if V_{dd} varies)

Output.

For a constant input voltage:

- 1) V_o is independent of V_{dd}
- 2) V_{o-C} is independent of V_{dd}

Example: n-MOS common source amplifier with resistive load (unipolar)




$$\begin{split} V_{o1} &= V_{DD} - RI_{D1} = V_{DD} - Rf(V_{GS1}) \\ V_{o1} &= V_{DD} - RI_{D1} = V_{DD} - Rf(V_{i1}) \\ V_{o1-c} &= RI_{D1} = Rf(V_{i1}) \end{split}$$


When referred to the **gnd** rail, the output voltage of this amplifier is not invariant with respect to the the power supply voltage (V_{dd}).

On the other hand, the complementary voltage V_{o1-c} is invariant with respect to the supply voltage.

Example: cascade of two n-mos common source stages



Example: cascade of two complementary common source amplifiers



$$I_{D2} = f(V_{GS2}) = f[Rf(V_{i1})]$$

The N-stage:

- requires an input voltage (V_{i1}) that is invariant when referred to gnd.
- Produces a voltage that is invariant when referred to V_{dd}

The P-stage:

- requires an input voltage (V_{i1}) that is invariant when referred to V_{old} .
- Produces a voltage that is invariant when referred to gnd

P-type and N-stages can be cascaded with low sensitivity to V_{dd} (high PSSR)