

## ECPD10

# Dual Layer Metal 1.0 Micron Design Rules

Rev. B. 30-Oct-92

ES2 - MTD

European Silicon Structures Manufacturing Technology Div.

Zone Industrielle 13106 Rousset Cedex FRANCE

Phone

(33) 42.33.40.00

Fax

(33) 42.33.40.00

Contact: Thierry Pedron / Eric Demoulin

Note: This document will be revised and re-issued as necessary. All persons on the controlled distribution list will automatically receive copies of re-issues. Nevertheless, designers should check with ES2 for the latest revision.

	Process	Ref.	Rev.	Author	date
ES2-MTD	ECPD10	AG1-DR09	B	T. PEDRON	Oct. 1992

## 1. Title

002

Dual Layer Metal 1.0 um Logic CMOS Design Rules (ECPD10) .

### 2. Index

- 1. Title
- 2. Index
- 3. Introduction
- 4. General Rules
- 5. Layer Numbers and Symbols
- 6. Topological Design Rules
- 7. Layer Assignment
- 8. Latch-up Guidelines
- 9. Input ESD Structures
- 10. Device Models and Model Parameters
- 11. Electrical Process Parameters
- 12. Process Flow
- 13. Process Skews
- 14. Die Finishing Procedure







l .	Process	Ref.	Rev.	Author	date	
i						4
ES2-MTD	ECPD10	ACT DODG	a	TOCHOOM	Oct 1000	
E32-141 1 D	207010	AG1-DR09	٥	I. PEDRON	Oct. 1992	i

#### 3.0 Introduction

003

This Dual layer metal, 1.0 um. N-Well CMOS technology is designed for high speed, low voltage (5V), custom logic circuits. It is to be processed according to the flow DM07. This process is the second generation of ES2 1.0 um processes.

The circuits designed with the following rules can be processed in a state-of-the-art wafer fab. facility. Advanced wafer steppers or E-beam Direct Writing Systems and Dry Etchers must be used for all lithography steps.

The Design Rules ECPD10, as well as the electrical parameters are compatible with the C200DM Design Rules of PHILIPS.



#### 4.0. General Rules

- (4.1) All dimensions in this package are expressed in microns, except if specifically indicated.
- All dimensions indicated are absolute minima. It is strongly recommended, whenever possible, to use larger values, except for contacts and vias which must be drawn at nominal values. No width or spacing on any layer are allowed below 1.0 micron.
- (4.3) \Notches are to be considered as spacings and must respect the same minimum values.
- (4.4) The design rules are formulated in final dimensions as measured on the silicon wafer.

The dimensions involving the active region refer to the edge of the thin oxide region, at the bottom of the bird's beak.

The dimensions involving the implant layers (Well, N+, and P+ implants, threshold voltage adjustement) refer to the resist edge after development.

A skew is applied to the database prior to mask making or direct writing so that the geometries drawn by the designer will be reproduced exactly on the wafer (see section 13.0).

- Non orthogonal, including fourty-five degree, lines are prohibited. If fourty-five degree lines cannot be avoided in a particular layout, contact your design center for further analysis.
- 4.6 Special values are given for comer rules to account for the fact that sizing has an increased effect on corners. For the sake of generality, corner rules are defined by (1) a worst case sizing value and (2) the minimum dimension to be met after sizing.
- 4.7 The design rules fit to the registration accuracy of 5X stepper or better. The same design rules are valid if E-Beam lithography is used. Either lithography can be used to process ECPD 10 circuits.
- 4.8 The scribe line structure and design rules are described in section 14.0.

ECPD10	Dual layer Metal 1.0 um CMOS Design Rules	Page 3/40
	ES2 COMPANY CONFIDENTIAL	

	Process	Ref.	Rev.	Author	date	
ES2-MTD	ECPD10	AG1-DR09	В	T. PEDRON	Oct. 1992	

(4.9) The database must be digitized on a 0.125 micron grid. ( $\frac{1}{2}$   $\mathcal{V}^{W}$ )

004

This means that all verticles of polygons shall have x and y coordinates which are integer multiples of the grid size.

Flements such as paths or boxes shall therefore have a width and/or a height equal to an even

Elements such as paths or boxes shall therefore have a width and/or a height equal to an even, multiple of the grid size.

4.10 Metal stress rules.

Temperature cycling behaviour, particularly aluminum shift, depends on absolute distances. It occurs principally at the periphery of large chips.

For large designs which are to be produced in large quantities, it is necessary to contact ES2.

For large designs which are to be produced in large quantities, it is necessary to contact ES2-MTD about this subject.

4.11 This process is intented for pure logic applications and only digital devices are guaranteed. The usage of any other/special devices (resistors, capacitors, analog structures, ...) requires prior checking with MTD.





				<del></del>	
1	Process	Ref.	Rev.	Author	date
ES2-MTD	ECPD10	AG1-DR09	В	T. PEDRON	Oct. 1992

# 5.0 Layer Symbols.



Mask N°	TITLE	LAYOUT SYMBOL
10	N-Well Implant	
20	Active Area	
	All	
	N+	
,	P+	***************************************
50	Polysilicon	
60	N+ Source/Drain Implant	
65	P+ Source/Drain Implant	
70	Contacts	
80	Metal1	
75	Vias	
85	Metal2	
90	Passivation	


	Process	Rei.	Rev.	Author	date	
ES2-MTD	ECPD10	AG1-DR09	8	T. PEDRON	Oct. 1992	

#### 6. Topological Design Rules

The following conventions are used for the definition of the layout rules. Layer B is defined after layer A in the process flow.

All dimensions are always either absolute minima, or values to be met exactly

- 6.1 Width: Minimum distance between inside edges of a figure.
- 6.2 Space: Minimum distance between outside edges of two figures, belonging to the same or to different layers, in order to prevent interaction.
- 6.3 Coincidence: Minimum distance common to two figures, in layer A and layer B respectively.
- 6.4 Overlap: Minimum distance that figure in layer B has to extend outside figure in layer A.
- 6.5 Margin: Minimum distance that figure in layer B has to be within figure in layer A.
- 6.6 Hot Diffusion: All N+ diffusion regions outside the N-Well which have a potential not equal to the substrate voltage; All P+ diffusion regions inside the N-Well which have a potential not equal to the N-Well potential.
- 6.7 Cold diffusion: outside the N-Well a diffusion which has the same potential as the substrate. Inside the N-Well a diffusion which has the same potential as the N-Well.
- 6.8 Hot N-Well: N-Well not connected to the most positive voltage (VDD).
- 6.9 Cold N-Well: N-Well connected to the most positive voltage (VDD).










( }

Process	Ref.	Rev.	Author	date	
ECPD10	AG1-DR09	В	T. PEDRON	Oct. 1992	

# Layer 10 - N-Well Implant

Rule Nb	Parameter	Min Dimens (um)
<b>-</b> 101	Width of N-Well	5.0
<b>★</b> 102	Spacing between wells at same potential Merge if below 2 um (cold Well)	4.0 + 75 1 4.0 + 25 miles & comment (
103	Spacing between wells at different potential (Hot Well)	8.0






ECPD10	Dual layer Metal 1.0 um CMOS Design Rules	Page 7/40
	ES2 COMPANY CONFIDENTIAL	

1				<del></del>		
1	Process	0.5	~			
1	1.104.033	Ret.	Kcv.	Author	data	
I COO HITM				CACHO!	0212	
ES2-MTD	ECP010	AG1-DR09	~	T OCHOO!	_	
	201010	AGI-URU9	8	T. PEDRON	Oct. 1992	
				1. / 4.3/1011	OGI. 1392	

#### Layer 20 - Active Area

Rule Nb	Parameter	Min Dimens (um)
201	Width of N= / P+ active area for interconnect	$\widetilde{(10)}$
2011	Width of gate region	1.25
202	Spacing between active areas or diffusions	2.0
2021	Spacing between two corners of active areas or diffusions, after sizing by 0.375 µm per edge	1.25 <sup>3</sup>
203	Margin of P+ Area to N-well	3.0
204	Margin of N+ area to well (well tap) (N+ Area inside Well for Well Tap)	; <b>ò</b> .ô <sup>~</sup>
205	Spacing between N+ area and N-well (cold Well)	3.0
206	Spacing between N+ area and N-well (hot Well)	6.0
207	Spacing between P+ Area and N-Well (P+ Area outside Well for substrate Tap)	3.0






(						
į.	Process	Ref.	Rev.	Author	date	
ES2-MTD	ECPD10	AG1-DR09	8	T. PEDRON	Oct. 1992	j
					OOL 1332	

Layer 50 - Polysilicon

Rule Nb	Parameter	Min Dimens (um)
501	Width of Polysilicon (Interconnect)	1.0
502	Width of polysilicon: NMOS	1.0 ·
503	Width of polysilicon: PMOS	1.0
504	Spacing between two stripes of polysilicon	1.5
505	Margin of Polysilicon to active Area Actual value should be determined by the Design engineer with consideration to spreading resistance.	1.51
- 506	Polysilicon overlap of active Area	1.0
507	Spacing between polysilicon and active Area	0.5




ECPD10 Dual layer Metal 1.0 um CMOS Design Rules Page 9/40
ES2 COMPANY CONFIDENTIAL

	Process	Ref.	Rev.	Author	date	
ES2-MTD	ECPD10	AG1-DR09	B	T. PEDRON	Oct. 1992	

### Layer 60 - N+ Source / Drain Implant

Rul	Rule Nb Parameter		Min Dimens (un	1)
*	601	Width	1.25	•
*	602	Spacing (merge if less than 1.5 um)	1.5	
2/2	603 6031 604 6041	overlap of N+ Active Area on substrate overlap of N+ Active Area on N-Well Spacing to P+ Active Area on N-Well Spacing to P+ Active Area on Substrate	1.0 1.25 0.5 1.0 0.5	(((a)
	605	Spacing to polysilicon gate over P+ Active Area	1.25	1/25/
	606	Overlap of polysilicon gate over N+ Active Area	1.0	No. of the second
	607	Coincidence of N+ implant to active Area for when N+ implant Does not overlap active Area	1.25	<b>@</b>
	608	N+ implant margin to Active Area for N-Well contact.	1.25	




ECPD10 Dual layer Metal 1.0 um CMOS Design Rules Page 10/40
ES2 COMPANY CONFIDENTIAL



İ	Process	Ref.	Rev.	Author	date	
ES2-MTD	ECPD10	AG1-DR09	В	T. PEDRON	Oct. 1992	

Layer 65 - P+ Source / Drain Implant

Rule Nb	Parameter	Min Dimens (um)
<b>≭</b> 651	Width	1.25
₹ 652	Spacing (merge if less than 1.5 um)	1.5
653 6531 654 654 655 656 657	overlap of P+ Active Area on N-Well overlap of P+ Active Area on Substrate Spacing to N+ Active Area on substrate Spacing to N+ Active Area on N-Well  Spacing to polysilicon gate over N+ Active Area  Overlap of polysilicon gate over P+ Active Area  Coincidence of P+ implant to active Area for when P+ implant	1.0 v z s 0.5 1.0 0.5 1.25 1.0
658 659 660 661	P+ implant margin to Active Area for Substrate contact.  Active Area must be N+ or P+ implanted  No coincidence between N+ and P+ implant  Adjacent (Butting) P+ and N+ active Areas must be at the same potential	1.25




ECPD10	Dual layer Metal 1.0 um CMOS Design Rules	Page 11/40
	ES2 COMPANY CONFIDENTIAL	

•						
			2	Author	date	
	Process	Ref.	Rev.	T. PEDRON	Oct. 1992	
.00 1170	ECPD10	AG1-DR09	В	1. PEDNON		
S2-MTD	ECEDIO					

# Layer 70 - Contacts

. j	Ą	2
• •	-4-	-

•
_






Process Ref. Rev. Author date
ES2-MTD ECPD10 AG1-DR09 B T, PEDRON Oct. 1992

Layer 80 - Metal 1


Rule Nb	Parameter	Min Dimens (um)
801	Width 1	1.5
802	Spacing	1.5
8021	Spacing between two corners of metal 1, after sizing by 0.125 um per edge	1.25
× 804	Overlap of contact	0.75
805	All contacts must be covered with metal I	
806	Maximum allowed current for a line of width W (in µm) is:  - At 70 DC: I=2.5*(W-0.2) (mA) - At 100 DC: I=1.1*(W-0.2) (mA) - At 125 DC: I=0.53 (w-0.2) (mA)  Where current I is:  - Average current for frequency > 10 Hz - Root mean square current for frequency < 10 Hz - Max DC current for DC Analysis  Maximum allowed peak current is: 3*I	
807	The usage of Metall for capacitor is not allowed since related dielectric layers are subject to change with process optimization for more information, contact ES2/MTD.	ation.



	Process	Ref.	Rev.	Author	date	
ES2-MTD	ECPD10	AG1-DR09	В	T PEDRON	Oct. 1992	į

#### Layer 75 - Vias

		-	2,01.70 7,03		
Ru	ıle Nb	Parameter		Min Dimens (um)	J44
	751	Via opening is allowed only between	een Metal 1 and Metal 2		•
	752	Stacked via on contact not allowed	d		
*	753	Minimum and maximum width (e:	xcept for bonding pads)	1.0	*.
₩	754	Spacing		1.5	
*	757	Spacing to polysilicon		1.5	9)/
	758	Margin to polysilicon		1.5	and a support
æ	759	Spacing to contact		1.5	615
#	760	Margin to metal 1		0.75	
	761	Max current through a via is:	at 70C: 3.3 mA at 100C: 1.4 mA at 125C: 0.7 mA		




İ	Process	Ref.	Rev.	Author	date	- 1
ES2-MTD	ECPD10	AG1-DR09	₿	T. PEDRON	Oct. 1992	

### Layer 85 - Metal 2

015

Rule Nb	Parameter	Min Dimens (um)
<b>3</b> 851	Width	1.5
¥ 852	Spacing	1.5
8521	Spacing between two corners of metal 2,	
	after sizing by 0.125 µm per edge	1.25
853	Overlap of via	0.75
8 <b>5</b> 4	Maximum allowed current for a line of width W (in μm) is:  - At 70 DC: I=3.1*(W-0.2) (mA)  - At 100 DC: I=1.3*(W-0.2) (mA)  - At 125DC: I=0.66 (W-0.2) (mA)  Where current I is:  - Average current for frequency > 10 Hz  - Root mean square current for frequency < 10 Hz  - Max DC current for DC Analysis	entologo ento formalia E pair spenice or meno strano
	Maximum allowed peak current is: 3*I	on team of the n
855	The usage of Metal 2 for capacitor is not allowed since	



related dielectric layers are subject to change with process optimization.

	Process	Ref.	Rev.	Author	date	
ES2-MTD	ECPD10	AG1-DR09	В	T. PEDRON	Oct. 1992	

# Layer 90 - Passivation Openings

_	Ruie Nb	Paramet	er .	Min Dim	mens (um)
	901 902	Width	to opening space:  e  this allows for best case assembly pitch. This best case might not be possible for all configurations and packages types.	95.0 25.0	o om he ( ).
			For plastic assembly, the opening to opening space must be: Please refer to assembly rules.	55.0	0






	Process	Ref.	Rev.	Author	date
ES2-MTD	ECPD10	AG1-DR09	B	T. PEDRON	Oct. 1992

# Bonding Pads

Rule Nb	Parameter	Min Dimens (um)	1
951	Bonding pads shall consist of metal 2 / via / metal 1	•	in Standard
952	Margin of passivation opening to metal 2	5.0	
953	margin of passivation opening to pad via, min and max value	0.0	
954	Margin of passivation opening to metal 1	5.0	
875	Spacing of metal 2 pad to unrelated metal 2, metal 1, polysilicon or active area	25.0	
821	Spacing of metal I pad to unrelated metal 1, metal 2, polysilicon or active area	25.0	
960	Spacing of metal 1 &2 pad to next metal 1 & 2 pad:  Note: For plastic assembly the pad center to pad center pitch must be 150 um (refer to rule 902).	15.0	
	Note: Rule 753 does not apply for bonding pads.		



ECPD10	Dual layer Metal 1.0 um CMOS Design Rules	Page 17/40
	ES2 COMPANY CONFIDENTIAL	

ı	Process	Ref.	Rev.	Author	date	
ES2-MTD	ECPD10	AG1-DR09	Ω	T. PEDRON		
L32-111 (D	ECPDIO	AG1-DR03			Oct. 1992	ì

### 7.0 Layer Assignment

The following information is given for reference only. For full information about layer assignment, please consult the specification EG2-L001 "Database transfer to MTD".

The data will be assigned to the following layers:

Laver content	GDSII	CIF name
Drawn circuit data	layer 1-20	Cxyz
Sized circuit data	layer 21-40	Sxyz
Service patterns (PID, logo, scribe)	layer 41-60	Pxyz
Label	layer 61	TLAB
Cell boundary	layer 62	TCLB
Text	layer 63	TEXT

Layer Title	GDSII	CIF name
Exclusion layer for DRC, must cover only PID block	00	CXCL
N-well implant	01	CNWI
Active Area	02	стох
Field Implant (not drawn, generated by MTD)	04	CNFI
Polysilicon	11	CPOL
N+ implant	12	CNPI
P+ implant	14	CPPI
Contacts	16	CCON
Metal 1	17	CME1
Vias	18	CVIA
Metal 2	19	CME2
Passiv. opening	20	CPAS



	Process	Ref.	Rev.	Author	date	1
ES2-MTD	ECPD10	AG1-DR09	В	T. PEDRON	Oct. 1992	

#### 8.0 LATCH-UP Guidelines.

Customers can use their own Latch-up protection, however in that case, no garantee will be given regarding latch-up immunity. They can also use I/O pads description and layout provided by ES2 Design Center.

8.1. All output transistors have to satisfy the following rules:

Régule » 1 Trouvitre du résulta-

- 8.1.1 PMOS Transistor:
- 8.1.1.1 The gate has to be a closed ring of PS with the drain inside.
- 8.1.1.2 A N+ base guard ring must be placed around the source covered by metal 1 as much as possible with contact holes at minimum spacing. The guard ring must be connected to VDD using unbroken metal.

Minimum width of the base guard ring: 2.5 um.

8.1.1.3 Maximum distance between a point inside the N+ base guard ring and the N+ base guard ring itself: 18.75 um.

Note: More than one gate ring may be inside the base ring.

8.1.1.4 A P+ collector guard ring must be placed around the N+ base guard ring covered by metal1 as much as possible with contact holes on minimum spacing. The P+ guard ring must be connected to VSS using unbroken metal.

Minimum width of the collector guard ring: 2.5 um.

Distance of base guard ring to collector guard ring: 7.5 um.

- 8.1.2 NMOS Transistor:
- 8.1.2.1 The gate has to be a closed ring of PS with the drain inside.
- 8.1.2.2 A P+ base guard ring must be placed around the source covered by metal 1 as much as possible with contact holes at minimum spacing. The guard ring must be connected to VSS using unbroken metal.

Minimum width of the base guard ring: 2.5 um.

8.1.2.3 Maximum distance between a point inside the P+ base guard ring and the P+ base guard ring itself: 18.75 um.

Note: More than one gate ring may be inside the base ring.

8.1.2.4 A N+ collector guard ring must be placed around the P+ base guard ring covered by metall as much as possible with contact holes on minimum spacing. The N+ guard ring must be connected to VDD using unbroken metal.

Minimum width of the collector guard ring: 2.5 um.

Distance of base guard ring to collector guard ring: 7.5 um.

- 8.1.3 Minimum distance of the collector guard ring of P-MOS to the collector guard ring of N-MOS: 9 um.
- 8.1.4 The guard ring should be covered with metal 1 and connected to metal 1 as frequently as possible.
- 8.1.5 The connection of guard rings to VDD or VSS may not be of PS.

ECPD10 Dual layer Metal 1.0 um CMOS Design Rules Page 19/40
ES2 COMPANY CONFIDENTIAL

	Process	Ref.	Rev.	Author	date	i
ES2-MTD	ECPD10	AG1-DR09	В	T. PEDRON	Oct. 1992	

8.2. Input transitors must be connected to the input bondpad via a prescribed ESD protection Device. The protection Device will also contain latch-up precautions compatible to those specified under 8.1. Any device connected to the pad area must have a guard ring.

### 8.3 Internal logic.

- S.3.1 The internal Logic must be surrounded with a P+ base guard ring and connected to VSS. This base guard ring must be surrounded with a N+ collector guard ring and connected to VDD. Special attention is needed for large drivers (e.g. clock buffers).
- 8.3.2 In a N-Well at least one Well contact should be present. For large Wells more than one contact is needed, with a spacing between the contacts of 100 um at most.
- 8.3.3 Substrate contacts have to be placed as much as possible with a spacing of 300 um at most, but 100 um spacing is preferred.



	Process	Ref.	Rev.	Author	date	1
ES2-MTD	ECPD10	AG1-DR09	8	T. PEDRON	Oct. 1992	1

# 9. Input ESD protection.

- 9.1. Customers may use their own ESD input protection structures. However, in that case no guarantee will be given regarding the ESD protection.
- 9.2. They can also use ESD protected inputs provided by ES2. Please contact your design center regarding those input pads.

ES2-MTD	Process ECPD10	Ref. AG1-DR09	Rev. B	Author T. PEDRON	dar Oct. 1	
40 C D		12				744
10.6 Parar	ncters of parasi	tic devices.		_	<del>-</del>	•
RESISTANCE	S	TINU	SLOW	TYP.	FAST	
r N-Wei	II Sheet Res.(Field)	Kohm/sq	1.4	1.25	1.0	
►N+ Sb	eet Res.	Ohm/sq	68	55	42	
P+ She	eet Res.	Ohm/sq	95	70	-50 .	
Metal	heet Res.(Int.) I Sheet Res. 2 Sheet Res.	Ohm/sq mOhm/sq mOhm/sq	35 100 50	.27 .60 × .30 ×	18 T.B.D T.B.D	f
P+ Co Poly C	ontact Res. (1.0) ontact Res. (1.0) contact Res. (1.0)	Ohm Ohm Ohm	40 80 25 3	15 ' 50 8 0.5	-	
CAPACITANO	ES	Tinu	SLOW	TYP.	FAST	
	PACITANCES.	er e			1 0 0 14 1	7
Gate to	Substr.	μF/m2	1920	1730=	.1570	
	nction (Area)	μF/m	<i>5</i> 70 <sub>.</sub>	·520	470	
-	ection (Edge)	pF/m	330	300	270 )	
	ction (Area) ction (Edge)	uF/m2 pF/m	660 900	600 820	540 740	
	ECT RELATED CA	APACITANCES.		,-	, <u>}_</u> j	
AREA. Poly to	Substr. (Field)	μF/m2	64	.58	52	
Metal	I to Substr. (Field)	μF/m2	32	29	26	
	to N+or P+ Diff.	μF/m2	55	49	45	
Metal	l to Poly	μ <b>F/m2</b>	67	61	55	
	2 to Substr. (Field)	μF/m2	19	17	16	
	2 to N+ or P+ Diff	μ <b>F/m</b> 2	26	23	21	,
	2 to Poly 2 to Metal 1	μF/m2 μF/m2	31 55	27 49	25 45	4
		<b>,</b>				
FRINGING. Poly to	Substr. (Field)	pF/m	56	51	46	
Metal :	I to Substr.	pF/m	49	44	39	
Metall	to N+or P+ Diff.	pF/m	57	51	47	
Metal	l to Poly	pF/m	59	5-1	49	
Metal 2	2 to Substr.(Field)	pF/m	61	55	52	,
	2 to N+ or P+ Diff.	pF/m	70	62	57	
			76	66	61	
Metal 3	2 to Poly	pF/m	70	00	01	

ES2 COMPANY CONFIDENTIAL

						_
	Process	Ref.	Rev.	Author	date	1
ES2-MTD	ECPD10	AG1-DR09	В	T. PEDRON	Oct. 1992	1

## 11. Electrical Key parameters

; ; These parameters are part of the electrical conformance test performed on ES2 wafers. The full contractual acceptance list should be requested from your design center. The min and max parameters are taken from the process limit files ( # 3 sigma ). The drain current are determined from the slow and fast cases of the transistors models.

PARAMETER	DEVICE		MIN	TYP	MAX	UNITS	Conditions
VT LIN EXT	20/20	N	0.66	0.82	0.97	v	EXT at VDS = .1V
BETA	20/20	N	86	97.6	114	<b>μ</b> -VV2	SLOPE OF Lin Cha
GAMA1	20/20	N	0.65	0.75	0.85	V1/2	VSUB = 05V
GAMA2	20/20	N	0.48	0.58	0.69	V1/2	VSUB = →5V
VT LIN EXT	20/1.0	N	0.56	0.73	0.90	V	EXT at VDS = .1 V
GAMA1	20/1.0	N	0.42	0.58	0.73	V1/2	VSUB = 0,5V
GAMA2	20/1.0	N	0.17	0.30	0.42	V1/2	VSUB = -4, -5V
ISAT	20/1.0	N	5.04	6.60	8.47	mA	Vgs=Vds=5 V
DELTA L		N	-0.39	-0.24	-0.09	μ <b>m</b>	from BETA L=20 & 1.0 um
CD N+ (1.0 um)		N	1.0	1.3	1.6	μm	
PARAMETER	DEVICE		MIN	ТҮР	MAX	UNITS	Conditions
VT LIN EXT	20/20	P	- 1.21	-1.06	- 0.91	<b>v</b> .	EXT at VDS =1V
BETA	20/20	P	33	38	43	μ <b>Α/</b> V2	SLOPE OF Lin Cha
GAMA	20/20	P	0.52	0.63	0.76	V1/2	VSUB = 0. 2.5 V
VT LIN EXT	20/1.0	P	- 1.24	- 1.08	- 0.94	V	EXT at VDS =1V
GAMA	20/1.0	P	0.23	0.38	0.52	V1/2	VSUB = 0, 2.5 V
ISAT						_ •	V - 6/ VI - 6/
	20/1.0	P	- 2.13	- 2.97	- 4.26	mA	Vgs=5V, $Vds=-5$ $V$
DELTA L	20/1.0	P P	- 2.13	- 2.97 -0.08	- 4.26 +0.07	ш. µш.	rom BETA L=20 & 1.0 um

Process Ref. Rev. Author date ES2-MTD ECPD10 AG1-DR09 8 T. PEDRON Oct. 1992


#### 12. Process flow.


- Starting Material
- Initial Oxide
- P-Well Implant
- N-Well Mask
- N-Well Implant
- 6 N-Well Drive
- Pad Oxyde
- 3 Nitride deposition
- Active Area/Diffusion Mask
- 10 Nitride Etch
- 11 Field implant Mask
- 12 Field implant
- 13 Field Oxide
- 14 Nitride removal
- 15 Thin Gate Oxide
- 16 VT adjust implant
- 17 Poly Si deposition
- 18 Poly Si Doping
- 19. Poly Si Mask
- 20 Poly Si Etching
- 21 Poly Si Oxide
- 22 N- implant Mask
- 23 N- implant
- 24 Oxide Deposition
- 25 Spacer Etch
- 26 N+ implant Mask
- 27 N+ implant
- 28 Poly oxidation
- 29 P+ S/D implant Mask
- 30 P+ S/D implant
- 31 Isolation Oxide
- 32 Flow
- 33 Contact Mask
- 34 Contact Etch
- 35 Contact Reflow
- 36 Metal 1 deposition
- 37 Metall mask
- 38 Metal Etch
- 39 Intermetal Oxide
- 40 Via Mask
- 41 Via Etch
- 42 Metal2 deposition
- 43 Metal2 Mask
- 44 Metal Etch
- 45 Passivation layer deposition
- 46 Pad Mask
- 47 Passivation Etch
- 48 Alloy

 Process
 Ref.
 Rev.
 Author
 data

 ES2-MTD
 ECPD10
 AG1-DR09
 B
 T. PEDRON
 Oct. 1992

#### LAYER STACKING IN GUARD RING AND SCRIBE-LINE





: