


Voltage amplifiers: number of inputs and outputs



Voltage Amplifiers: gains



Differential amplifiers: Ideal behavior and ranges



 $V_{out} = A_d \left(V_{id} - V_{io} \right)$

Linear response (with input offset voltage)

Input voltage ranges

Input differential range (maximum V_{ID} (V_D) to maintain an acceptable input-output linearity

 $-V_{\rm DMAX} \leq V_{\rm D} \leq V_{\rm DMAX}$

Input common-mode range: Interval of V_{IC} (V_C) values where the amplifier behaves

as designed

 $V_{\rm CMIN} \leq V_{\rm C} \leq V_{\rm CMAX}$

Output voltage range (Output voltage swing)


 $V_{\rm OMIN} \leq V_{\rm out} \leq V_{\rm OMAX}$

Outside the output range the amplifier stop working correctly (e.g. the output voltage tends to saturate)

```
P. Bruschi – Microelectronic System Design
```

Differential amplifiers: role of the input common mode range

Example: voltage follower (buffer amplifier)



In the ideal case:

$$V_{io} = 0, \ A_d \to \infty$$

We have:

 $V_C = V_{in}$ \bigvee $V_D \cong 0$ The voltage follower operates correctly only for $V_{\rm in}$ within the CM range


Another condition is clearly that V_{out} is within the output range

Then the conditions for correct operation are:

$$V_{out} = V_{in} \text{ only for } \begin{cases} V_{CMIN} \leq V_{in} \leq V_{CMAX} \\ V_{OMIN} \leq V_{out} \leq V_{OMAX} \end{cases}$$

 $V_{in} \in Input \ CM \ range \ \cap \ Output \ range$

Differential amplifier with resistive loads




$$V_{ID} = V_{i1} - V_{i2} \quad V_{OD} = V_{o1} - V_{o2}$$


$$V_{o1} = V_{DD} - R_{D1}I_{D1} \quad V_{o2} = V_{DD} - R_{D2}I_{D2} \quad V_{OD} = R_{D2}I_{D2} - R_{D1}I_{D1}$$
Small signal analysis
$$v_{o1} = -R_{D1}i_{d1} \quad v_{o2} = -R_{D2}i_{d2} \quad v_{od} = i_{d2}R_{D2} - i_{d1}R_{D1}$$
Differential mode: $i_{d1} = \frac{g_m}{2}v_{id} \quad i_{d2} = -\frac{g_m}{2}v_{id}$
lle-ended case:
$$v_{o1} = -R_{D1}\frac{g_m}{2}v_{id} \qquad Fully-differential case:$$

$$v_{out} = v_{od} = -\frac{g_m}{2}(R_{D1} + R_{D2})v_{id}$$

$$-R_{D1}\frac{g_m}{2} \qquad A_{dd} = -g_m\frac{(R_{D1} + R_{D2})}{2}$$




Common mode gain and CMRR




output voltages $i_{d1} = i_{d2} \cong \frac{i_0}{2}$ $i_{d1} = i_{d2} \cong \frac{i_0}{2}$ $v_{o1} = -R_{D1}i_{d1}$ $v_{o2} = -R_{D2}i_{d2}$ $v_{od} = i_{d2}R_{D2} - i_{d1}R_{D1}$ Single-ended case v_{o2} $v_{out} = v_{o1} = -R_{D1}i_{d1}$ $v_{out} - R_{D1}\frac{i_0}{2} \cong -R_{D1}\frac{v_c}{2r_{os}}$ $A_{c} = \frac{v_{out}}{v_{c}} \bigg|_{v_{d}=0} \cong -\frac{R_{D1}}{2r_{os}} \qquad CMRR = \frac{A_{d}}{A} = \frac{g_{m}R_{D1}}{2} \frac{2r_{os}}{R}$ $CMRR = \left| \frac{A_d}{A_c} \right| = g_m r_{os}$ Considering that generally I_0 is produced by a simple current mirror, $r_{os} = r_d$, then CMRR~40 dB,

This CMRR is not sufficient for many applications

Common mode gain and CMRR



BJT case



The only important difference is the presence of a base current that is drawn from the voltage sources that provide V_{i1} and V_{i2} . In terms of small signal analysis, this base current is the cause of a finite input resistance that may result in an input attenuation if the signal voltage sources (V_{i1} , V_{i2}) have a significant internal resistance.

Equivalent circuit of the input terminals

СС


M1

I_{R1}


M2

'n

Maximum gain for a given supply voltage



Unipolar case



Offset voltage of differential amplifiers with resistive load MOSFET case - fully-differential - Strong inversion

 $v_{io} = V_D \big|_{V_{out} = 0}$ $V_{out} = V_{o1} - V_{o2}$

 V_{dd}

M1

Nominally identical

 R_{D2}

M2

 R_{D1}

V_{o1}o

circuits

$$V_{D} = V_{GS1} - V_{GS2} \triangleq \Delta V_{GS}$$


We can consider the difference of V_{GS} as the matching error between two nominally identical circuits: M1,R_{D1} and M2,R_{D2}

$$V_{GS} = V_t + \sqrt{\frac{2I_D}{\beta}} \qquad A = V_t \quad B = \sqrt{\frac{2I_D}{\beta}} = \sqrt{2} \cdot I_D^{\frac{1}{2}} \beta^{-\frac{1}{2}}$$


$$Posynomial form$$

$$V_{GS} = A + B \qquad \Delta V_{GS} = \Delta A + \Delta B \qquad \text{form}$$

$$\Delta A = \Delta V_t \qquad \Delta B = B \cdot \frac{\Delta B}{B} = B \cdot \left(\frac{1}{2} \frac{\Delta I_D}{I_D} - \frac{1}{2} \frac{\Delta \beta}{\beta}\right)$$




Offset voltage of differential amplifiers with resistive load




Offset voltage of differential amplifiers with resistive load **MOSFET** case - fully-differential M2 M1 Then, we can calculate the standard deviation of the offsest voltage: $\sigma_{Vio} = \sqrt{\sigma_{Vt}^2 + \left|\sigma_{\frac{\Delta\beta}{2}} \frac{\left(V_{GS} - V_t\right)}{2}\right|^2 + \left|\sigma_{\frac{\Delta R_D}{2}} \frac{\left(V_{GS} - V_t\right)}{2}\right|^2}$


Role of the design parameters




Offset voltage of a BJT differential amplifier with resistor load




$$\begin{split} v_{io} &= V_{id} \big|_{V_{od}=0} \quad V_{od} = V_{o1} - V_{o2} = R_{C2}I_{C2} - R_{C2}I_{C2} \\ V_{id} &= V_{i1} - V_{i2} = V_{BE1} - V_{BE2} = \Delta V_{BE} \\ V_{BE} &= V_T \ln\left(\frac{I_C}{I_S}\right) \quad V_{id} = \Delta V_{BE} = V_T \left(\frac{\Delta I_C}{I_C} - \frac{\Delta I_S}{I_S}\right) \\ \underline{V_{od}} &= 0 \implies \Delta (R_C I_C) = 0 \implies \frac{\Delta I_C}{I_C} = -\frac{\Delta R_C}{R_C} \\ v_{io} &= V_T \left(-\frac{\Delta R_C}{R_C} - \frac{\Delta I_S}{I_S}\right) \end{split}$$



Temperature drift of the input offset voltage: BJT case



A method to reduce the offset voltage and its drift



$$\frac{dv_{io}}{dT} = \frac{v_{io}}{T}$$


$$\frac{dv_{io}}{dT} = \frac{1.0 \times 10^{-3}}{300} = 3.3 \ \mu\text{V/K}$$

By trimming the resistors, I can null the offset. In this way, also the temperature drift is nulled.

This is an advantage of the BJT amplifier. Trimming the offset of a MOSFET differential amplifier does not null the drift.

Example: the OP07

- Resistors are varied by laser trimming to null the offset
- 2. In this way, also the offset drift is strongly reduced
- 3. The base currents of the input devices (Q1,Q2) are reproduced by Q3 and Q4 and than fed back to the input terminals by mirrors Q8,Q6 and Q7,Q5. This approach allows to reduce the input bias currents.



OP07 vs μ A741

Table 1.										
Parameter	Symbol	Conditions	Min	Тур	Max	Unit				
INPUT CHARACTERISTICS										
$T_{A} = 25^{\circ}C$ Input Offset Voltage ¹ Long-Term V _{os} Stability ² Input Offset Current Input Bias Current $0^{\circ}C \le T_{A} \le 70^{\circ}C$ Input Offset Voltage ¹ Voltage Drift Without External Trim ⁴ Voltage Drift with External Trim ³	Vos Vos/Time Ios IB Vos TCVos TCVosN	The OP07 has a much better offset than the mA 741, whose first stage has not restive loads R _P = 20 kΩ		30 0.3 0.5 ±1.2 45 0.3 0.3	75 1.5 3.8 ±4.0 130 1.3 1.3	μV μV/Month nA nA μV μV/°C μV/°C				

at specified virtual junction temperature, v_{CC±} - ±15 v (unless otherwise noted)


μA741

	PARAMETER		TEST CONDITIONS ⁽¹⁾		TYP	MAX	UNIT
V Input offset veltage	V = 0	25°C		1	6	mV	
VIO	V _{IO} Input offset voltage	V ₀ = 0	Full range			7.5	IIIV
$\Delta V_{\text{IO}(\text{adj})}$	Offset voltage adjust range	V ₀ = 0	25°C		±15		mV
	I _{IO} Input offset current	V = 0	25°C		20	200	nA
10		V ₀ = 0	Full range			300	
	I _{IB} Input bias current	V -0	25°C		80	500	nA
18		V ₀ = 0	Full range			800	ПА

P. Bruschi – Microelectronic System Design

22

How is the amplifier offset when the single ended option is chosen?



$$V_{out} = V_{O1} = V_{dd} - R_1 I_{D1}$$

Single ended (S/E): device parameters do not appear as differences: the output voltage is affected mainly by global errors

> The single ended case is subjected to a much larger offset!

Compare with the fully-differential case: the output voltage depends only on matching differences V_{o}

$$V_{od} = R_{D2} I_{D2} - R_{D1} I_{D1}$$