ADC linearized model



be represented by a component of v_n : the quantization noise:

Uniform quantization noise PSD: properties



Total v_{nq} power:
$$\langle v_{nq}^2 \rangle = \frac{\Delta^2}{12}$$

 $S_{vnq} = \frac{\Delta^2}{12} \frac{1}{f_s}$



For the same ADC, increasing the sampling frequency reduces the PSD of the quantization noise

$$S'_{vnq} = \frac{\Delta^2}{12} \frac{1}{f'_{S}} = S_{vnq} \frac{f_{s}}{f'_{S}}$$



P. Bruschi – Design of Mixed Signal Circuits

Resolution increment in a pure oversampling ADC

Premise

Considering two ADCs with same
$$V_{FS}$$

$$\begin{cases}
ADC_1: SQNR_1, n_1 \\
ADC_2: SQNR_2, n_2
\end{cases}$$

$$SQNR = \frac{P_{MAX}}{\langle v_{nq}^2 \rangle} = \frac{3}{2} \cdot 2^{2n} \qquad P_{MAX} = \frac{V_{FS}^2}{8}$$

$$\frac{SQNR_2}{SQNR_1} = 2^{2(n_2 - n_1)} = \frac{P_{MAX}}{\langle v_{nq2}^2 \rangle} \frac{\langle v_{nq1}^2 \rangle}{P_{MAX}} = \frac{\langle v_{nq1}^2 \rangle}{\langle v_{nq2}^2 \rangle}$$

$$n_2 - n_1 = \frac{1}{2} \log_2 \left(\frac{\langle v_{n1}^2 \rangle}{\langle v_{n2}^2 \rangle} \right)$$

P. Bruschi – Design of Mixed Signal Circuits

(

Resolution increment in a pure oversampling ADC



Pure oversampling ADCs: limits

A minor limit:

The oversampling approach is based on the assumption that the quantization noise respects the uniform PSD model

If the input signal is a dc, the quantization noise superimposed on the data stream will be constant and then will be unaffected by the LPF. A similar problem occurs with signals that are slowly-varying and/or have a small magnitude.





P. Bruschi – Design of Mixed Signal Circuits

7

The real limitation of the pure oversampling approach

$$V_{in} \qquad ADC \qquad (n) \qquad LPF \qquad (n') \qquad \\ \downarrow D_{st} \qquad D_{st} \qquad J_{out} \qquad \\ \downarrow D_{out} \qquad \\ filter \qquad In o \\ of a \\ mus \qquad \\ mus$$

In order to obtain a resolution increment of a single bit, the sampling frequency must be incremented by a factor of 4

Example:

To obtain 16 bits of resolution from a 12 bit ADC:

$$n_{OS} - n_{NR} = 4$$
 (bits)
 $r_{OS} = \frac{f_S}{2B_S} = 4^4 = 256$ The pure oversampling approach is highly inefficient !

The Delta-Sigma (Δ – Σ) ADC

The Delta-Sigma converter combines two principles:

- Oversampling: $f_s >> 2B_s$
- Noise shaping

It was introduced in 1960

The term "Sigma-Delta (Σ – Δ)" ADC is simply a synonym.

The Delta-Sigma modulator (1st order) "delta" "sigma" V_{int} (n) V_{dst} Vin clock cycles ADC Σ D_{st} accumulator V_{fb} V_{k+1} ck d_2 *V*_{*k*+1} +VDAC $V_{fb} = V_{dst}$ ideal DAC d, in V_{dst} V_k V_{k+1} V_{dst} V_k V_{int} time we imagine to start with $V_{int}=0$ V_{k+1} V_{int} V



The digital filter averages the data stream that, in the example, contains only V_k and V_{k+1} levels.

The average will be a value between the two levels and will be closer to V_{in} than both V_k and V_{k+1}

In this example, value V_k appears more frequently than V_{k+1} . Then the average will be closer to V_k , as actually V_{in} is.



The average of V_e, performed over a very long time, must be zero, otherwise the output of the accumulator would diverge.

$$\left\langle V_{e}\right\rangle = \left\langle V_{in} - V_{fb}\right\rangle = 0$$
$$\left\langle V_{fb}\right\rangle = \left\langle V_{in}\right\rangle$$

If the LPF filter has a bandwidth small enough, it can extract the average of the data stream D_k with arbitrary accuracy. If the DAC is ideal (no distortion), then the average of D_k gives V_{in} with an arbitrary resolution.

What we have seen so far suggests that the delta-sigma modulator can produce a data stream that, once properly filtered, can yield V_{in} with a higher resolution than the original ADC.

Differently from the pure oversampling ADC, the delta-sigma is capable of producing the alternation of two adjacent codes (V_{k} , V_{k+1}) even with a dc signal without dithering. In the case of an input dc signal, the constant error v_n is modulated (this is the origin of the name) and can be filtered out.

As in the oversampling approach, it is necessary to filter the output data stream, reducing the bandwidth to the minimum required by the signal spectrum. We will show that high resolution increments can be obtained with moderate oversampling ratios.



 $\Delta - \Sigma$ modulator



H(z) is a discrete time transfer function, properly represented with its *z*-transform.

Linearized model of the modulator. The DAC is considered ideal; thus, it simply translates the voltage representation of D_{st} (v_{st}) in an exactly corresponding analog voltage ($v_{fb}=v_{st}$)







NTF in the frequency domain

 $STF(z) = z^{-1}$ $NTF(z) = 1 - z^{-1}$ $z \leftarrow e^{j\omega T}$ where: $T = \frac{1}{f}$ $NTF(j\omega) = 1 - e^{-j\omega T} = e^{-\frac{j\omega T}{2}} \left(e^{\frac{j\omega T}{2}} - e^{-\frac{j\omega T}{2}} \right)$ $NTF(j\omega) = e^{-\frac{j\omega T}{2}} \cdot 2j\sin\left(\frac{\omega T}{2}\right)$ $\omega = 2\pi f$ $NTF(j\omega) = e^{-j\pi fT} \cdot 2j\sin(\pi fT)$

Output spectral density of the quantization noise

The uniform PSD model of the quantization noise is acceptable because the modulator continuously changes the input of the original ADC, sweeping across the whole range [- $\Delta/2$, + $\Delta/2$] of the quantization noise.

For more accurate analysis of second order effects, the limits of the uniform PSD model should be taken into account.



Quantization noise PSD at the output of the Δ - Σ modulator



Quantization noise PSD at the output of the Δ - Σ modulator $S_{n-DS}(f) = S_{n-OS} \cdot 4\sin^2\left(\pi \frac{f}{f_S}\right)$ - **4S**_{n-OS} S_{n-DS} for $f=f_{S}/2$, the argument of sin² is $\pi/2$ S_{n-OS} f_{s} <u>f</u>s 2 f 2

Output noise power in the Delta-Sigma ADC



P. Bruschi – Design of Mixed Signal Circuits

Output noise power in the Delta-Sigma ADC

$$\left\langle v_{n-out}^{2} \right\rangle \cong S_{n-OS} \int_{-B_{S}}^{B_{S}} 4 \left(\pi \frac{f}{f_{S}} \right)^{2} df = S_{n-OS} 4 \pi^{2} \frac{1}{f_{S}^{2}} \int_{-B_{S}}^{B_{S}} f^{2} df$$

$$\left\langle v_{n-out}^{2} \right\rangle \cong \underbrace{S_{n-OS}}_{P_{OS}} 4 \pi^{2} \frac{1}{f_{S}^{2}} \frac{2}{3} B_{S}^{3} \qquad \underbrace{S_{n-OS}}_{P_{OS}} = \frac{S_{n-NR}}{r_{OS}} \qquad \left(r_{OS} = \frac{f_{S}}{2B_{S}} \right)$$

$$\left\langle v_{n-out}^{2} \right\rangle \cong \underbrace{S_{n-NR}}_{r_{OS}} 4 \pi^{2} \frac{1}{f_{S}^{2}} \frac{2}{3} B_{S}^{3} \qquad 8B_{S}^{3} = 2B_{S} \cdot (2B_{S})^{2}$$

$$\left\langle v_{n-out}^{2} \right\rangle \cong \underbrace{S_{n-NR} \cdot 2B_{S}}_{r_{OS}} \pi^{2} \left(\underbrace{2B_{S}}_{f_{S}} \right)^{2} \qquad \left\langle v_{nq-NR}^{2} \right\rangle$$

$$\left\langle v_{n-out}^{2} \right\rangle \cong \underbrace{S_{n-NR} \cdot 2B_{S}}_{r_{OS}} \pi^{2} \left(\underbrace{2B_{S}}_{f_{S}} \right)^{2} \qquad \left\langle v_{n-out}^{2} \right\rangle \cong \left\langle v_{nq-NR}^{2} \right\rangle \frac{\pi^{2}}{3} \frac{1}{r_{OS}^{3}}$$

P. Bruschi – Design of Mixed Signal Circuits

Resolution increment in the first-order Δ - Σ ADC



P. Bruschi – Design of Mixed Signal Circuits

Resolution increment in the first order $\Delta\text{--}\Sigma$ ADC

$$n'-n = \frac{3}{2}\log_2(r_{os}) - 0.86$$

Every increment of r_{OS} by a factor of 2 produces a resolution gain of 1 and 1/2 bit (1.5 bits).

This gain was only 1/2 bit in the pure oversampling ADC

Example

$$n' - n = 11$$
 bits $(n' - n + 0.86)\frac{2}{3} = \log_2(r_{os})$

$$r_{OS} = 2^{\frac{2}{3}(n'-n+0.86)} \cong 240$$

This OSR value is rather large, but also the gain in resolution is very large



Single-bit Δ - Σ ADC

As we have seen, the DAC linearity is a main issue of the Δ - Σ approach

A very elegant and widely used solution is the single bit $\Delta\text{-}\Sigma$ ADC

In the single bit D-S ADC the internal Nyquist-rate ADC is a single bit quantizer, i.e., a comparator





H(z) implementation (Single ended)



Note: electrical noise and distortion of the DT integrator are not shaped by the NTF: careful design of the integrator is required.

P. Bruschi – Design of Mixed Signal Circuits

Higher order Δ – Σ ADCs

Example: second-order ADC



Advantage: 2.5 bits are gained doubling the OSR (instead of 1.5 bits). Same final resolution with a much smaller OSR

The 2nd order D-S ADC is a very popular converter for sensor interfaces.