



# Mixed-Signal Design Flow and Example of SAR ADC Design

# Mixed Signal Design Flow

Traditional mixed circuit system  
(e.g. interface for a MEMS sensor)




System on a chip with distribution of analog and digital units




Both are examples of Mixed Signal integrated circuits

## Possible design flows




- **Analog centric (or analog on top)**: the analog and digital units are designed with their proper tools and integration is performed using the analog tool.
- **Digital centric (or digital on top)**: the analog and digital units are designed with their proper tools and integration is performed using the (highly automated) digital tool.

# Analog Design Flow and examples of CAD tools




PEX: Parasitic extraction (for post-layout simulations)

# Digital Design Flow and CADENCE tools




# Mixed Signal Design Flow: Analog Centric Approach





## An Example: Design of a SAR ADC

- High-level behavioural description of the SAR algorithm (e.g. MATLAB)
- Transistor-level design and simulations of the comparator and the CDAC
- HDL description and digital simulations of the SAR control logic
- Mixed-signal simulations of the whole ADC
- Layout of the analog blocks / synthesis and place-and-route of the SAR logic



# Analog Design and Simulations (Spectre simulator)





# VHDL description of the SAR digital control block

## VHDL Code


```
Open SAR_ctrl_block.vhdl Save
Library IEEE;
use IEEE.numeric_std.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
use IEEE.std_logic_1164.all;

entity SAR_ctrl_block is
port(
  clk_in: in std_logic;
  cmp_out: in std_logic;
  reset_n: in std_logic;
  sample: out std_logic;
  clk_cmp: out std_logic;
  SAR_ctrl: out std_logic_vector (5 downto 0);
  output_word: out std_logic_vector (5 downto 0)
);
end SAR_ctrl_block;

architecture fsm of SAR_ctrl_block is
  type T_STATE is (RESET, SAMPLING, SAR_PHASE_5, SAR_PHASE_4, SAR_PHASE_3, SAR_PHASE_2, SAR_PHASE_1, SAR_PHASE_0, FINISH);
  signal state: T_STATE := RESET;
  signal aux_word: std_logic_vector (5 downto 0) := (others => '0');
  signal SAR_ctrl_1: std_logic_vector (5 downto 0) := (others => '1');
  signal SAR_ctrl_2: std_logic_vector (5 downto 0) := (others => '1');
  signal aux_clk: std_logic := '0';
  signal clk_aux: std_logic := '0';
begin
  SAR_ctrl_1 <= SAR_ctrl_1 and SAR_ctrl_2;
  clk_aux <= clk_in and aux_clk;
  clk_cmp <= inertial clk_aux after 1ns;

  process (clk_in, reset_n)
  begin
    if (reset_n='0') then
      sample <= '0';
      SAR_ctrl_1 <= (others => '0');
      state <= RESET;
      aux_clk <= '0';
    elsif rising_edge(clk_in) then
      case state is
        when RESET => sample <= '0';
          SAR_ctrl_1 <= (others => '0');
          state <= SAMPLING;
          aux_clk <= '1';
        when SAMPLING => sample <= '1';
          SAR_ctrl_1 <= (others => '0');
          state <= FINISH;
      end case;
    end if;
  end process;
end fsm;
```

## Digital simulations (XCELIUM)



# Mixed-Signal Simulations (ams simulator)

## Config view of the testbench

Library	Cell	View Found	View To Use	Inherited View List
Esercitazione_SAR	CDAC_6bit	schematic		spe ctr e spice pspice verilog verilogams ...
Esercitazione_SAR	CDAC_w_buffer_6bit	schematic_v2	schematic_v2	spe ctr e spice pspice verilog verilogams ...
Esercitazione_SAR	SAR	schematic		spe ctr e spice pspice verilog verilogams ...
Esercitazione_SAR	SAR_ctr_block	functional		spe ctr e spice pspice verilog verilogams ...
Esercitazione_SAR	delay_line	schematic		spe ctr e spice pspice verilog verilogams ...
Esercitazione_SAR	dig_buffer_w_enable	schematic		spe ctr e spice pspice verilog verilogams ...
Esercitazione_SAR	inverter	schematic		spe ctr e spice pspice verilog verilogams ...
Esercitazione_SAR	latch_SR	schematic		spe ctr e spice pspice verilog verilogams ...
Esercitazione_SAR	nor	schematic		spe ctr e spice pspice verilog verilogams ...
Esercitazione_SAR	pass_gate	schematic		spe ctr e spice pspice verilog verilogams ...
Esercitazione_SAR	strongARM	schematic		spe ctr e spice pspice verilog verilogams ...
Esercitazione_SAR	tb_SAR	schematic		spe ctr e spice pspice verilog verilogams ...
Faraday	AN2	functional		spe ctr e spice pspice verilog verilogams ...
Faraday	AO112S	functional		spe ctr e spice pspice verilog verilogams ...
Faraday	AO12S	functional		spe ctr e spice pspice verilog verilogams ...
Faraday	AO222S	functional		spe ctr e spice pspice verilog verilogams ...
Faraday	AOI22S	functional		spe ctr e spice pspice verilog verilogams ...
Faraday	D BFRBN	functional		spe ctr e spice pspice verilog verilogams ...
Faraday	D BZRBN	functional		spe ctr e spice pspice verilog verilogams ...


## Connect rules

```
*define CONNRULES_18V_FULL_FAST
*define CONNRULES_18V_FULL
*define CONNRULES_18V_MID
*define CONNRULES_18V_BASIC
*define CONNRULES_FULL_FAST
*define CONNRULES_FULL
*define CONNRULES_MID
*define CONNRULES_BASIC
*define Vsup 1.8
*define Vthi 1.2
*define Vtlo 0.6
*define Vtrhi `Vthi/ `Vsup
*define Vtrlo `Vtlo/ `Vsup
*define Vlow 0
*define Tr 0.2n
*define Rlo 200
*define Rhi 200
*define Rx 40
*define Rz 10M
*define Vdelta `Vsup/64
*define Vdelta_tol `Vdelta/4
*define Tr_delta `Tr/20
*define rsupply 4
*define rpull 1.5e3
*define rlarge 9.0e3
*define rweak 5.5e4
*define rmedium 3.2e5
*define rsmall 1.9e6
```

# Mixed-Signal Simulations



# Digital synthesis (GENUS)



# Digital synthesis (GENUS)

## RTL (Register Transfer Level) Description (GENUS input)

```
Library IEEE;
use IEEE.numeric_std.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
use IEEE.std_logic_1164.all;

entity SAR_ctrl_block is
  port(
    clk_in: in std_logic;
    cmp_out: in std_logic;
    reset_n: in std_logic;
    sample: out std_logic;
    clk_cmp: out std_logic;
    SAR_ctrl: out std_logic_vector (5 downto 0);
    output_word: out std_logic_vector (5 downto 0)
  );
end SAR_ctrl_block;

architecture fsm of SAR_ctrl_block is

  type T_STATE is (RESET, SAMPLING, SAR_PHASE_5, SAR_PHASE_4, SAR_PHASE_3, SAR_PHASE_2, SAR_PHASE_1, SAR_PHASE_0, FINISH);
  signal state: T_STATE := RESET;
  signal aux_word: std_logic_vector (5 downto 0) := (others => '0');
  signal SAR_ctrl_1: std_logic_vector (5 downto 0) := (others => '1');
  signal SAR_ctrl_2: std_logic_vector (5 downto 0) := (others => '1');
  signal aux_clk: std_logic := '0';
  signal clk_aux: std_logic := '0';
begin

  SAR_ctrl_1 <= SAR_ctrl_1 and SAR_ctrl_2;
  clk_aux <= clk_in and aux_clk;
  clk_cmp <= inertial clk_aux after 1ns;


  process (clk_in, reset_n)
  begin
    if (reset_n='0') then
      sample <= '0';
      SAR_ctrl_1 <= (others => '0');
      state <= RESET;
      aux_clk <= '0';
    elsif rising_edge(clk_in) then
      case state is
        when RESET => sample <= '0';
          SAR_ctrl_1 <= (others => '0');
          state <= SAMPLING;
          aux_clk <= '0';
        when SAMPLING => sample <= '1';
          SAR_ctrl_1 <= (others => '0');
          state <= SAR_PHASE_5;
          ...
      end case;
    end if;
  end process;
end architecture fsm;
```



## Gate Level Description (GENUS output)

```
module SAR_ctrl_block(clk_in, cmp_out, reset_n, sample, clk_cmp,
  SAR_ctrl, output_word);
  input clk_in, cmp_out, reset_n;
  output sample, clk_cmp;
  output [5:0] SAR_ctrl, output_word;
  wire clk_in, cmp_out, reset_n;
  wire sample, clk_cmp;
  wire [5:0] SAR_ctrl, output_word;
  wire [5:0] SAR_ctrl_2;
  wire [5:0] aux_word;
  wire [3:0] state;
  wire [5:0] SAR_ctrl_1;
  wire UNCONNECTED, UNCONNECTED0, UNCONNECTED1, UNCONNECTED2,
    UNCONNECTED3, UNCONNECTED4, UNCONNECTED5, UNCONNECTED6;
  wire UNCONNECTED7, UNCONNECTED8, UNCONNECTED9, UNCONNECTED10,
    UNCONNECTED11, UNCONNECTED12, UNCONNECTED13, UNCONNECTED14;
  wire UNCONNECTED15, UNCONNECTED16, n_0, n_1, n_2, n_3, n_5, n_6;
  wire n_7, n_8, n_9, n_10, n_11, n_12, n_13, n_14;
  wire n_15, n_16, n_18, n_19, n_20, n_21, n_23, n_24;
  wire n_27, n_29, n_31, n_32, n_33, n_34, n_35, n_36;
  wire n_37, n_38, n_39, n_40, n_41, n_42, n_43, n_44;
  wire n_45, n_46, n_47, n_48, n_50, n_51, n_52, n_53;
  wire n_55, n_56, n_57, n_58, n_59, n_60, n_61, n_62;
  wire n_63, n_64, n_68;
  DBFRBN \SAR_ctrl_2_reg[2] (.RB (reset_n), .CKB (clk_in), .D (n_64),
    .Q (SAR_ctrl_2[2]), .QB (UNCONNECTED));
  DBFRBN \SAR_ctrl_2_reg[4] (.RB (reset_n), .CKB (clk_in), .D (n_62),
    .Q (SAR_ctrl_2[4]), .QB (UNCONNECTED0));
  DBFRBN \SAR_ctrl_2_reg[3] (.RB (reset_n), .CKB (clk_in), .D (n_60),
    .Q (SAR_ctrl_2[3]), .QB (UNCONNECTED1));
  DBFRBN \aux_word_reg[4] (.RB (reset_n), .CKB (clk_in), .D (n_58), .Q
    (aux_word[4]), .QB (UNCONNECTED2));
  DBFRBN \SAR_ctrl_2_reg[1] (.RB (reset_n), .CKB (clk_in), .D (n_63),
    .Q (SAR_ctrl_2[1]), .QB (UNCONNECTED3));
  ND3S g1595_2398(.I1 (n_56), .I2 (n_51), .I3 (n_52), .O (n_64));
  DBFRBN \SAR_ctrl_2_reg[5] (.RB (reset_n), .CKB (clk_in), .D (n_57),
    .Q (SAR_ctrl_2[5]), .QB (UNCONNECTED4));
  OR2S g1601_5107(.I1 (n_42), .I2 (n_53), .O (n_63));
  OAI112HS g1590_6260(.AI (n_59), .B1 (n_21), .C1 (n_50), .C2
    (state[1]), .O (n_62));
  DBZRBN \output_word_reg[1] (.RB (reset_n), .CKB (clk_in), .D
    (aux_word[1]), .TD (output_word[1]), .SEL (n_61), .Q
    (output_word[1]), .QB (UNCONNECTED5));
end module;
```


# Automatic layout generation (Automatic Place and Route, P&R)







# Automatic Place-and-Route (INNOVUS)

Empty spaces between cells are covered by "filler" elements in the final layout. Fillers includes n-wells and other layers that improve continuity between cells



# Layout imported in Virtuoso



Abstract view of  
D Flip-Flop