





Finite input resistance of chopper amplifiers



$$\Delta Q_{tot} = 4V_{in}C_{in} \quad (\text{one period})$$

$$I_{eq} = \frac{4V_{in}C_{in}}{T} = 4V_{in}C_{in}f_{ck}$$

$$R_{eq} = \frac{V_{in}}{I_{eq}} = \frac{1}{4C_{in}f_{ck}}$$

A recently introduced chopper op-amp



Precision, Ultralow Noise, RRIO,
Zero-Drift Op Amp

Data Sheet

ADA4528-1/ADA4528-2

FEATURES

Very low offset voltage

- Low offset voltage: 2.5 μV maximum
- Low offset voltage drift: 0.015 $\mu\text{V}/^\circ\text{C}$ maximum
- Low noise

5.6 nV/ $\sqrt{\text{Hz}}$ at $f = 1 \text{ kHz}$, $A_v = +100$
97 nV p-p at $f = 0.1 \text{ Hz}$ to 10 Hz , $A_v = +100$

- Open-loop gain: 130 dB minimum
- CMRR: 135 dB minimum
- PSRR: 130 dB minimum
- Unity-gain crossover: 4 MHz
- Gain bandwidth product: 3 MHz at $A_v = 100$
- 3 dB closed-loop bandwidth: 6.2 MHz
- Single-supply operation: 2.2 V to 5.5 V
- Dual-supply operation: $\pm 1.1 \text{ V}$ to $\pm 2.75 \text{ V}$
- Rail-to-rail input and output
- Unity-gain stable

APPLICATIONS

- Thermocouple/thermopile
- Load cell and bridge transducers
- Precision instrumentation
- Electronic scales
- Medical instrumentation
- Handheld test equipment

Very low noise density down
to low frequencies

Note: residual
offset and flicker noise
shifted at the clock frequency




Figure 3. Voltage Noise Density vs. Frequency

PIN CONNECTION DIAGRAMS



NOTES
1. NIC = NO INTERNAL CONNECTION.

09-137-001

Figure 1. ADA4528-1 Pin Configuration, 8-Lead MSOP

$V_{SY} = 2.5 \text{ V}$, $V_{CM} = V_{SY}/2$, $T_A = 25^\circ\text{C}$, unless otherwise specified.

Table 2.


Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$V_{CM} = 0 \text{ V to } 2.5 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, MSOP package $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, LFCSP package		0.3	2.5	μV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, MSOP package $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, LFCSP package		0.002	0.015	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	I_B	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		220	400	pA
Input Offset Current	I_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		440	800	pA
Input Voltage Range			0		2.5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0 \text{ V to } 2.5 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	135	158		dB
Open-Loop Gain	A_{VO}	$R_L = 10 \text{ k}\Omega$, $V_O = 0.1 \text{ V to } 2.4 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	130	140		dB
		$R_L = 2 \text{ k}\Omega$, $V_O = 0.1 \text{ V to } 2.4 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	126			dB
		$R_L = 2 \text{ k}\Omega$, $V_O = 0.1 \text{ V to } 2.4 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	125	132		dB
		$R_L = 2 \text{ k}\Omega$, $V_O = 0.1 \text{ V to } 2.4 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	121			dB
Input Resistance	R_{INDM} R_{INCM}					
Input Capacitance	C_{INDM} C_{INCM}					
Differential Mode	R_{INDM}			225		k Ω
Common Mode	R_{INCM}			1		G Ω
Differential Mode	C_{INDM}			15		pF
Common Mode	C_{INCM}			30		pF

Note: relatively high bias currents for a CMOS amplifier: effect of charge injection from the input switches

Note: relatively low input resistance (effect of alternating V_{in} and $-V_{in}$ across the input capacitance)

AD 4528 equivalent block diagram (from AN-1114 application note of Analog Design)

Chopper modulation is applied only to the first stage



Feedback loop for reduction of the offset ripple

High frequency path (not chopped) to obtain a wide bandwidth

Figure 1. Amplifier Block Diagram

09798-001