Spice lesson 2: Fully differential amplifiers

Purpose of the lesson

This lesson consists in building a complete fully-differential op-amp based on a folded cascode topology.

Instructions for running the simulations

Preparation.

- Download the Exp_lesson_2.zip file
- Unzip the files into a new directory

Check that the following DK files are present:

- **Design kit Files:**
- -) CMOSN025.asy, CMOSN025.lib
- -) CMOSP025.asy, CMOSP025.lib
- -) TMSC025.mos

Elementary building blocks

- -) op_amp_core.asc
- -) bias_gen.asc, bias_gen.asy
- -) CMFB static.asc, CMFB static.asy
- -) pass_gate.asc, pass_gate.asy

Auxiliary circuits for producing and reading signals

-) ck2ph.asc, ck2ph.asy Two phase clock generator -) nand.asc, nand.asy Logical port used in the clock generator Ideal single-ended to differential converter -) se_to_diff.asc, se_to_diff.asy -) diff to se.asc, diff to se.asy Ideal differential to single-ended converter **Complete amplifiers and test benches:** -) op_amp_complete.asc Test-bench of the complete op-amp -) op_amp_DDA_inamp.asc DDA- based in-amp -) opamp fully diff.asc, opamp fully diff.asy To be used in the SC amplififier -) amp_SC.asc Switched Capacitor (SC) Amplifier Example of dynamic CMFB -) op_amp_CM_dyn.asc

Fully differential folded cascode op-amp

Schematic and symbol of the bias genearator

Schematic and symbol of the CMFB block

Schematic and symbol of the passgate

Note, op_amp_complete and op_amp_DDA_inamp includes different simulation command lines. Command lines beginning with a semicolon (;) are not active. In order to activate a single simulation type (e.g. tran, noise etc) delete and insert semicolon in such a way that only one command line at a time is active. **Description of the schematics**

1) Opamp_core



Bias choices:

 $I_0\!\!=\!\!100~\mu A,~I_2\!\!=\!\!50~\mu A$ thus: $I_1\!\!=\!\!100~\mu A$

 $W_{10}/L_{10} = 20u/2u$, $W_{01}/L_{01} = 40u/2u$ In order to have nearly V_{GS}-Vt=200 mV

 $W_1/L_1=50u/2u$: in order to have nearly V_{GS} -Vt = 100 mV

 $W_3/L_3=150u/2u$, in order to have V_{GS} -Vt nearly 250 mV

2) Bias generator.





 $I_{bias} = 10 \ \mu A$

 $M_{24_b}=M_{4_b}=M_{6_b}$

 $M_{1_b} = M_{5_b} = M_{2_b} = M_{22_b}$

 $I_{D5_b} = I_{D2_b} = I_{D22_b} = I_{bias} = 10 \ \mu A$

Then: $(W/L)_{2_b} = (W/L)_{01} I_{D2_b}/I_0 = (W/L)_{01} I_{bias}/I_0 = (W/L)_{01}/10 = 4u/2u$

 $(W/L)_{8_b} = (W/L)_3 I_{bias}/I_1 = (15u/2u)$

V_{k1} :

In order to maintain M_{2_b} , M_{22_b} (and then M_{01} , M_8 , M_{10} in the opamp) with $V_{DS}=V_{DSAT}$ (condition for mirror wide dynamic), we need to make:

$$V_{DS2_b} = (V_{GS} - V_t)_{1_b} + V_{t1_b} + (V_{GS} - V_t)_{3_b} + V_{t3_b} - (V_{GS} - V_t)_{6_b} - (V_{GS} - V_t)_{4_b} - V_{t4_b} = (V_{GS} - V_t)_{2_b}$$
$$(V_{GS} - V_t)_{3_b} = (V_{GS} - V_t)_{6_b} + (V_{GS} - V_t)_{4_b}.$$

Since we chose to make $M_{4_b}=M_{2_b}$, this would require: $(W/L)_{3_b}=(W/L)_{2_b}/4$. We chose to make $(W/L)_{3_b}=(W/L)_{2_b}/10$ in order to have more margin and keep V_{DS2_b} far from saturation.

 V_{k2} : The condition is: $(V_{GS}-V_t)_{7_b}=V_{DS3}+(V_{GS}-V_t)_5$. In order to make $V_{DS3}=(V_{GS}-V_t)_3=V_{DSAT3}$, we would need to make $(W/L)_{7_b}=(W/L)_{8_b}/4$ (because M_{8_b} is used to bias M_3), so that $V_{GS8}=V_{GS3}$ and we chose $(V_{GS}-V_t)_5=(V_{GS}-V_t)_3$ in the op-amp. In this case we made $(W/L)_{7_b}=(W/L)_{8_b}/4.5$.

3) CMFB control



The CMBF control has been implemented using the conventional static approach. We have chosen to make the circuit work with the same currents as the core op-amp. In particular, the two differential pairs M_{21} - M_{22} and M_{23} - M_{24} are biased by the same nominal current flowing into M_3 and M_4 of the op-amp (I₁). For the choices made in the op-amp design, these currents are equal to I₀. M_{13} (and M_{13b}) are identical to M_3 - M_4 of the op-amp. M_{21} - M_{24} have been designed to have a large V_{GS} - V_t , in order to provide enough differential input range to the pairs, to guarantee a large enough output swing for the opamp.

In particular: $W_{21}=8u$, $L_21=2u$. The resulting $V_{GS}-V_t$ is nearly 300 mV.

Execution of the exercises.

Note:

-) In order to facilitate the application of differential signals by specification of the common mode and differential components, use the following block: se_2_diff

-) In order to decompose a differential signal into a common mode and a differential signal, for a better representation of the results, use the following block: **diff_2_se**

Part 1

- Open the op_amp_core schematic.
- Make an instance (F2) of the bias_gen block
- Connect (F3) the terminals VbiasN, Vk1 and Vk2 of the bias_gen to the corresponding nodes of the opamp (suggested method: copy (F6) the labels and place them to wires going out the block)
- Connect terminal Vb of the bias_gen to the Vcmfb node of the opamp
- Place a voltage source (Vdd, 2.5 V) and connect it to the Vdd of both the opamp and bias gen.
- Create a common-mode / differential source and connect it to the input of the amplifier. Set the common mode voltage to 1.25 V and the differential one to 0
- Run an .op simulation and check that everything is correct:
 - -) VbiasN=0.63435 V
 - -) Vk1=1.058 V
 - -) Vk2=1.41538 V
 - -) Vb=1.7145

The total current in the V_{dd} source is 222 μA

- Run a dc sweep (V_d , -2m, 2m, step 10u) And note that the outputs are shifted to V_{dd} .
- Let us try to correct the situation by adding a little more Io current (Increase W_{01} from 40u to 41u) and note that the output common mode is very sensitive since now it is saturated to the lowest end of the output range.
- Try to apply smaller corrections. Note that it is possible to obtain and acceptable response with W_{01} =40.05, but clearly this not feasible, since even a 1 % process error would make the amplifier not usable.

Part 2: Build an output common mode circuit.

- Set W₀₁ back to its nominal value 40u.
- Make an instance of the common mode feedback control (CMFB)
- Connect all the input and outputs (suggested: by labels) and V_{dd} .
- Detach V_{cmfb} from the bias_gen "V_b" output and connect it to the V_{cmfb} output of the CMFB-static block.
- Insert a voltage source (1.25 V) to the V_{ref} input of the CMFB block.

- Run again the sweep and display V_{o1} , V_{o2} showing the correct operation.
- Create the V_{od} and V_{oc} "calculators" to see better what happens to the common mode and differential mode.
- Calculate the DC gain by using the cursors.
- Modify W₀₁, showing the robustness of the control.

Part 3. Stability of the CMFB loop.

- Set the Vref source to produce a step from 1.3 V to 1.25 V with the following schedule: step at 1u, rise time 10n . (use pwl). Simulate for 10u. Note the onset of oscillations at the application of the step. (Note: if the step is not applied, the oscillation starts as well, at around 1.6u
- Place two capacitors of 2 pF from the outputs to ground and simulate again, verifying the achieved stability.

Part 4: Noise.

- Launch a noise simulation with Output=Vod, Input=Vd (The differential voltage source).
- Show that I_noise does not decrease at high frequency (on the contrary, it has a peak). Explain, showing the Onoise and the gain that that we see the result of a mathematical operation, but that noise is not present in any point of the circuit.
- Referring to a SC usage, connect the amplifier in closed loop (reset configuration) by using the labels (in order to modify as little as possible the circuit). Run again and note that the spectrum (Onoise, but equal to the noise present at the amplifier input), now does decrease at high freq. but a peak is still present.
- Increase the capacitances to 5 p and show that the peak has disappeared.

Part 5: Build a DDA.

- Transform the operational amplifier into an operational DDA, by placing a new differential pair and modifying M3-M4 current sources in order to account for the increased bias current produced by the new pair.
- Check the operating point by placing the inputs of the new port to Vc=1.25 V).
- Close the DDA in buffer conditions (remove connection of the new port to Vc and connect it to the output port, taking care to get negative feedback). Note that the output swing is limited by the input differential range of the input pairs. (This is a limit of this DDA architecture when used to build in-amp with small gains)
- Try to build an instrumentation amplifier using a negative feedback.

Part 6: Build a switched capacitors fully-differential amplifier.

• Use the complete fully-differential amplifier indicated with "opamp_fully_diff" (provided of a symbol for easy instancing into an upper hierarchy level), the clock generator "ck2ph" and the switch "pass_gate" to build the amplifier. The pass-gate

terminals are T1 and T2, while vc is the control terminal and nvc is the (required) negated version of vc.

Part 7: Simulate a dynamic Common Mode control.

- Use file: op_amp_CM_dyn.asc : the coomon mode control is placed on the top-right corner, together with the required 2-phase clock generator. The input differential signal is a 200 μV sinusoid.
- Launch the transient simulation (4 ms) and plot the output differential mode (vod) and common mode (voc) signals.
- Note that the amplifier starts in a saturation condition (both output voltages are close to Vdd). This is because the CM stabilization is not effective in setting the correct operating point.
- Note that the common mode stabilizes to 1.25 v after a few clock cycles: the Dynamic CM control works correctly.
- The differential mode develops after the correct CM voltage is established.
- Spikes are present on the differential mode: this is a clock-feedthrough artifact. The cause is the charge drawn at each clock cycle by capacitors C3 and C4 when they are connected to the output port (phase 2).