Analog to Digital Converters

- ADC general aspects
 - Applications, quantization error and static non idealities (offset, gain error, DNL and INL)
 - Nyquist-rate and Oversampled ADCs
 - Quantization noise: power and power spectral density, SQNR
 - Dynamic non idealities (SNR, SINAD, SFDR) and ENOB parameter
- Nyquist-rate ADCs architectures, emphasis on the SAR ADC
- Effects of oversampling (OSR) on quantization noise
- The dithering technique
- Delta-Sigma ADCs:
 - Delta-Sigma modulation principle
 - Analysis of a first-order modulator: signal and noise transfer functions, shaping, output noise and SQNR
 - Switched-capacitor implementation with a single-bit quantizer
 - Increasing the modulator order

Analog to Digital Converters

- ADC general aspects
 - Applications, quantization error and static non idealities (offset, gain error, DNL and INL)
 - Nyquist-rate and Oversampled ADCs
 - Quantization noise: power and power spectral density, SQNR
 - Dynamic non idealities (SNR, SINAD, SFDR) and ENOB parameter
- Nyquist-rate ADCs architectures, emphasis on the SAR ADC
- Effects of oversampling (OSR) on quantization noise
- The dithering technique
- Delta-Sigma ADCs:
 - Delta-Sigma modulation principle
 - Analysis of a first-order modulator: signal and noise transfer functions, shaping, output noise and SQNR
 - Switched-capacitor implementation with a single-bit quantizer
 - Increasing the modulator order

ADC applications

The ADC mirrors the DAC operation, hence, usually the same applications requiring a DAC also require an ADC. This is strictly true when a feedback or a control is needed to monitor the DAC output

- Measurements and data acquisition, from low-frequency to high frequency applications (wearables, sensors, IoT, automotive, data-link communications)
- Industrial applications (robotics, control systems, PLCs, ...)
- **Commercial electronics** (mobile phones, video and audio devices, microcontrollers ...)

Analog to Digital Converters: ideal characteristics





The digital output D can be referred to input by the action of an ideal DAC, whose full scale (V_{FS}) is matched with that of the ADC The characteristic of an n-bit ADC with no offset, gain, and non-linearity errors (only quantization errors): v_{in-dig} is the best approximation of v_{in} , given n

ADCs Static Parameters: end-point errors

• Offset error: difference between the actual ADC characteristic and the perfect ADC characteristic, evaluated at the zero transition

• Gain error: difference between the last step midpoint of the actual ADC and the last step midpoint of the ideal ADC, after the compensation of the offset error



As in DACs, offset and gain are end-points errors, and are, generally easily corrected

P. Bruschi – Design of Mixed Signal Circuits

http://ww1.microchip.com/downloads/en/appnotes/atmel-8456-8-and-32-bit-avr-microcontrollers-avr127-understanding-adc-parameters_application-note.pdf

ADCs Static Parameters: DNL, INL



As in DACs, INL and DNL are of major concern, since they introduce distortion

ADCs – Static Parameters

AD9224

Typical Performance Characteristics (AVDD, DVDD = +5 V, Fs = 40 MHz [50% duty cycle] unless otherwise noted.)



Figure 2. Typical DNL

Figure 5. Typical INL

The ADC has 4096 distinct levels (a higher output code always implies a higher input), however the readout code is affected by an uncertainty of $\sim 1 \text{ LSB} = 5\text{V}/4096 = +/-1.22 \text{ mV}$

Analog to Digital Converters: sampling process



V_{in}(t), comprising the intended input signal + any other unintended signal (couplings, noise) **must be band-limited** by a preceding CT anti-aliasing filter

Nyquist-Rate vs. Oversampling ADCs



No redundant information:

The output code depends only on the last conversion. Previous conversions do not affect the present code

Oversampling ADC:



Information is redundant:

The output code at each sample time contains information also of the previous history of sampled data.

ADC quantization noise power



Quantization noise in the frequency domain



The uniform power spectral density (PSD) model for the quantization noise



This model is very useful and simple **but should be applied with much care.**

In real cases, the quantization noise depends on the input signal, and so does its spectrum.

The uniform spectral density model is acceptable when the input signal has **magnitude** and/or **frequency** such that the output levels are changed in a **fast** and almost **random** way.

This happens when <u>the average time spent by the signal</u> on a single level is short (of the order of the sampling <u>time</u>). This condition is know as "busy" signal



$$SQNR_{dB} = 10 \log_{10} (SQNR) \approx 6.02n + 1.76$$

Signal to Quantization Noise Ratio (SQNR)



Signal to Noise and Distortion Ratio (SINAD)



Effective Number Of Bits (ENOB)



Analog to Digital Converters

- ADC general aspects
 - Applications, quantization error and static non idealities (offset, gain error, DNL and INL)
 - Nyquist-rate and Oversampled ADCs
 - Quantization noise: power and power spectral density, SQNR
 - Dynamic non idealities (SNR, SINAD, SFDR) and ENOB parameter
- Nyquist-rate ADCs architectures, emphasis on the SAR ADC
- Effects of oversampling (OSR) on quantization noise
- The dithering technique
- Delta-Sigma ADCs:
 - Delta-Sigma modulation principle
 - Analysis of a first-order modulator: signal and noise transfer functions, shaping, output noise and SQNR
 - Switched-capacitor implementation with a single-bit quantizer
 - Increasing the modulator order

Nyquist rate ADCs

For a N-bit ADC:

Direct conversion:

• Flash converters

1 cycle of comparison fast but with low resolution

Counting and Integrating ADCs:

- Counting converters
- Dual-slope

 2^{N} cycles of comparison simple/accurate but slow

Binary-Search Algorithm based:

- Successive approximation converters (SAR)
- Cylic and Pipeline converters

N cycles of comparison allows speed/resolution trade-off

State-of-the-art architectures versus resolution/speed trade off



P. Bruschi – Design of Mixed Signal Circuits

https://web.stanford.edu/~murmann/adcsurvey.html

Binary-Search based ADCs

For a N-bit ADC, the input signal (or part of it) is compared consecutively with N different levels:

- **SAR ADC**: input voltage is compared with a feedback voltage, updated after each comparison cycle, the algorythm makes VDAC closer and closer to Vin after each comparison
- **Pipeline/cyclic ADC**: input voltage is compared with a coarse ADC, a matched DAC subtracts the result generating a **residue** which is the input of the next stage/cycle. (N cycles in case of cyclic, or N stage in the case of pipeline)

(n bits)

the DAC

SAR ADC (digital control within the loop)

digital control

DAC

circuits

 V_{in}

feedback

clock



Pipeline ADC (digital outside the loop)

A very common SAR ADC: the charge-redistribution SAR with CDS



P. Bruschi – Design of Mixed Signal Circuits

Reset phase



<u>All capacitors are in parallel</u>, with one terminal connected to the input voltage V_{in} .

Sampling phase



- The pre-amp is placed in **open loop configuration** and the bottom plates of all capacitors are connected to gnd.
- The voltage of the top plates (V_{top}) is **free to evolve** (it is floating, no current comes from the OA to V_{top})

Top voltage during the sampling phase



From now on, the SAR algorithm (phases) will try to succesively approach V_{top} to $-v_n$



- Phase SAR_k begins by connecting the bottom plate of C_k to the reference voltage V_{REF} through switch S_k
 - This causes a **positive jump** in voltage V_{top} .

Phase SAR_k

- Bit k-th is the output of the composite comparator (V_b) at the end of phase SAR_k
- If $b_k = 0$ S_k comes back to gnd (positive jump nulled), else it remains at V_{REF}

Composite comparator



The gain of OA is so large that the offset and (eventual) hysteresis of CMP has negligible impact on the composite comparator characteristics.

$$\boldsymbol{b_k} = \begin{cases} \mathbf{``1''} & \text{if:} \quad V_{iA} > v_n \\ \mathbf{`'0''} & \text{if:} \quad V_{iA} \le v_n \end{cases} \longrightarrow V_{iA} = -V_{top}$$

 $b_{k} = \begin{cases} "1" & \text{if:} & -V_{top} > v_{n} \longrightarrow V_{top} < -v_{n} \\ "0" & \text{if:} & -V_{top} \le v_{n} \longrightarrow V_{top} \ge -v_{n} \end{cases}$

Hence, at each SAR phase, \underline{b}_k is asserted if the positive jump does not cross the threshold $(-V_n)$

Phase **SAR**_k: calculation of the V_{top} jump



Phase **SAR**_{n-1}



Phase SAR_{n-1}

$$b_{n-1} = 1$$
 if: $-V_{in}(t_s) - v_n(t_s) + \frac{V_{REF}}{2} < -v_n(t_{n-1})$
 $V_{in}(t_s) > \frac{V_{REF}}{2} - v_n(t_s) + v_n(t_{n-1})$

Subtraction of two noise samples taken at different times: constant and correlated components are rejected (CDS).

Neglecting noise / offset components, the condition becomes:

$$V_{in}(t_s) > \frac{V_{REF}}{2}$$

possible values of $V_{in}(t_s)$ and resulting value of b_{n-1}



This is in conformity with the successive approximation algorithm

Phase SAR_{n-2}



Decision for b_{n-2}

$$b_{n-2} = 1 \text{ if: } V_{in}(t_s) > b_{n-1}\Delta V_{n-1} + \Delta V_{n-2}$$

$$V_{res}(n-2) = \frac{V_{REF}}{2} + \frac{V_{REF}}{4} = \frac{b_{n-2}=1}{b_{n-2}=0}$$
if $b_{n-1}=0$ $V_{tst}(n-2) = \frac{V_{REF}}{4} = \frac{b_{n-2}=1}{b_{n-2}=0}$

Generalization

At k-th step (phase SAR_k), bit b_k is determined from the comparison of $V_{in}(t_s)$ with:

$$V_{tst}(k) = \underbrace{b_{n-1}\Delta V_{n-1} + b_{n-2}\Delta V_{n-2} + \dots + b_{k+1}\Delta V_{k+1}}_{Y} + \Delta V_k$$

At any step the increment is halved maintained only if the corresponding bits are 1
$$\Delta V_k = \frac{\Delta V_{k+1}}{2}$$

At the last phase, SAR_0 , the LSB (b_0) is determined and the conversion is complete. The bits determined in the successive phases are stored inside a register of the control logic and can be retrieved at the end of conversion.

Examples of conversion cycle



Analog to Digital Converters

- ADC general aspects
 - Applications, quantization error and static non idealities (offset, gain error, DNL and INL)
 - Nyquist-rate and Oversampled ADCs
 - Quantization noise: power and power spectral density, SQNR
 - Dynamic non idealities (SNR, SINAD, SFDR) and ENOB parameter
- Nyquist-rate ADCs architectures, emphasis on the SAR ADC
- Effects of oversampling (OSR) on quantization noise
- The dithering technique
- Delta-Sigma ADCs:
 - Delta-Sigma modulation principle
 - Analysis of a first-order modulator: signal and noise transfer functions, shaping, output noise and SQNR
 - Switched-capacitor implementation with a single-bit quantizer
 - Increasing the modulator order

ADC linearized model



Consequently, a **linearized model** of the ADC is:



The converted value is affected by an error:

$$v_n = V_{in} - v_{in-dig}$$

This error accounts for all sources of non-ideality: Quantization noise, physical noise and distortion

Uniform quantization noise PSD: properties



For the same ADC, increasing the sampling frequency reduces the PSD of the quantization noise





Resolution increment in a pure oversampling ADC

$$SQNR = \frac{P_{MAX}}{\left\langle v_{nq}^2 \right\rangle} = \frac{3}{2} \cdot 2^{2n}$$

(The same can be applied considering broadband physical noise, bandwidth limited in +/- fs/2)



Resolution increment in a pure oversampling ADCc



ADC2 = ADC1+LPF operated with oversampling

$$\left\langle v_{nq1}^{2} \right\rangle = \left\langle v_{nq-NR}^{2} \right\rangle$$

$$\left\langle v_{nq2}^{2} \right\rangle = \left\langle v_{nq-OS}^{2} \right\rangle = \frac{1}{r_{OS}} \left\langle v_{nq-NR}^{2} \right\rangle$$

$$n_{2} - n_{1} = \frac{1}{2} \log_{2} \left(\frac{\left\langle v_{n1}^{2} \right\rangle}{\left\langle v_{n2}^{2} \right\rangle} \right) = \frac{1}{2} \log_{2} \left(\frac{\left\langle v_{nq-NR}^{2} \right\rangle}{\left\langle v_{nq-OS}^{2} \right\rangle} \right) = \frac{1}{2} \log_{2} \left(r_{OS} \right)$$
Resolution improvement

Resolution increment in a pure oversampling ADC After filtering (reconstruction of the input tone) Error on the reconstructed amplitude



Analog to Digital Converters

- ADC general aspects
 - Applications, quantization error and static non idealities (offset, gain error, DNL and INL)
 - Nyquist-rate and Oversampled ADCs
 - Quantization noise: power and power spectral density, SQNR
 - Dynamic non idealities (SNR, SINAD, SFDR) and ENOB parameter
- Nyquist-rate ADCs architectures, emphasis on the SAR ADC
- Effects of oversampling (OSR) on quantization noise
- The dithering technique
- Delta-Sigma ADCs:
 - Delta-Sigma modulation principle
 - Analysis of a first-order modulator: signal and noise transfer functions, shaping, output noise and SQNR
 - Switched-capacitor implementation with a single-bit quantizer
 - Increasing the modulator order

Pure oversampling ADCs: limits

A minor limit:

The oversampling approach is based on the assumption that the quantization noise respects the uniform PSD model (quantizer input signal is "**busy**")

If the input signal is a **DC**, the quantization noise superimposed on the data stream will be constant and then will be unaffected by the LPF. A similar problem occurs with signals that are **slowly-varying** and/or have a **small magnitude** (below 1 LSB and with DC far from any decision level)



Increasing artificially the signal activity: the dithering technique

'n')

(n)

 V_{in}





The real limitation of the pure oversampling approach

$$V_{in} \xrightarrow{ADC} (n) \xrightarrow{(n')} \xrightarrow{$$

In order to obtain a resolution increment of a single bit, the sampling frequency must be **incremented by a factor of 4**

Example: oversamplig a 12-bit ADC to obtain 16 bits

$$n_{OS} - n_{NR} = 4$$
 (bits) $\implies r_{OS} = \frac{f_S}{2B_S} = 4^4 = 256$

The pure oversampling approach is highly inefficient !

Analog to Digital Converters

- ADC general aspects
 - Applications, quantization error and static non idealities (offset, gain error, DNL and INL)
 - Nyquist-rate and Oversampled ADCs
 - Quantization noise: power and power spectral density, SQNR
 - Dynamic non idealities (SNR, SINAD, SFDR) and ENOB parameter
- Nyquist-rate ADCs architectures, emphasis on the SAR ADC
- Effects of oversampling (OSR) on quantization noise
- The dithering technique
- Delta-Sigma ADCs:
 - Delta-Sigma modulation principle
 - Analysis of a first-order modulator: signal and noise transfer functions, shaping, output noise and SQNR
 - Switched-capacitor implementation with a single-bit quantizer
 - Increasing the modulator order

The Delta-Sigma (Δ – Σ) ADC

It was introduced in 1960 The term "Sigma-Delta (Σ - Δ)" ADC is simply synonym.

The Delta-Sigma converter combines two principles:

- **Oversampling**: $f_s >> 2B_s$
- **Noise shaping** (of quantization error)

The main target is to use more efficiently the oversampling in order to increase resolution with less oversampling ratio (r_{OS})

The Delta-Sigma (Δ – Σ) ADC



The ADC is substituted by a **Delta-Sigma modulator**:

The modulator is a fedback system composed by the following elements:

- A loop filter (accumulator in figure)
- A low-resolution ADC
- A low-resolution DAC





The digital filter averages the data stream that, in the example, contains only V_k and V_{k+1} levels.

The average will be a value between the two levels and will be closer to V_{in} than both V_k and V_{k+1}

In this example, value V_k appears more frequently than V_{k+1} . Then the average will be closer to V_k , as actually V_{in} is.



The average of V_e , performed over a very long time, must be zero, otherwise the output of the accumulator would diverge.

$$\left\langle V_{e} \right\rangle = \left\langle V_{in} - V_{fb} \right\rangle = 0$$

 $\left\langle V_{fb} \right\rangle = \left\langle V_{in} \right\rangle$

If the LPF filter has a bandwidth small enough, it can extract the average of the data stream D_k with arbitrary accuracy. If the DAC is ideal (no distortion), then the average of D_k gives V_{in} with an arbitrary resolution.

What we have seen so far suggests that the delta-sigma modulator can produce an output data stream that, once properly filtered, can yield V_{in} with a higher resolution than the original ADC.

Differently from the pure oversampling ADC, the delta-sigma is capable of producing the alternation of two adjacent codes (V_{k} , V_{k+1}) even with a DC signal without dithering. In the case of an input DC signal, the constant error v_n is modulated (this is the origin of the name) and can be filtered out.

As in the oversampling approach, it is necessary to filter the output data stream, reducing the bandwidth to the minimum required by the signal spectrum. We will show that high resolution increments can be obtained with moderate oversampling ratios.



H(z) is a discrete time transfer function, properly represented with its *z*-transform.

 $\Delta - \Sigma$ modulator



Linearized model of the modulator. The DAC is considered ideal; thus, it simply translates the voltage representation of D_{st} (v_{st}) in an exactly corresponding analog voltage ($v_{fb}=v_{st}$)







A simple delay of one clock cycle

This is the

NTF in the frequency domain

 $STF(z) = z^{-1}$ *NTF*(*z*) = 1- z^{-1} $z \leftarrow e^{j\omega T}$ where: $T = \frac{1}{f}$ $NTF(j\omega) = 1 - e^{-j\omega T} = e^{-\frac{j\omega T}{2}} \left(e^{\frac{j\omega T}{2}} - e^{-\frac{j\omega T}{2}} \right)$ $NTF(j\omega) = e^{-\frac{j\omega T}{2}} \cdot 2j\sin\left(\frac{\omega T}{2}\right)$ $\omega = 2\pi f$ $NTF(j\omega) = e^{-j\pi fT} \cdot 2j\sin(\pi fT)$

Output spectral density of the quantization noise

The uniform PSD model of the quantization noise is acceptable because the modulator continuously changes the input of the original ADC, sweeping across the whole range $[-\Delta/2, +\Delta/2]$ of the quantization noise.

For more accurate analysis of second order effects, the limits of the uniform PSD model should be taken into account.



Quantization noise PSD at the output of the Δ - Σ modulator



Quantization noise PSD at the output of the Δ - Σ modulator



NTF: derivation from system perspective



Output noise power in the Delta-Sigma ADC





Resolution increment in the first-order Δ - Σ ADC



Resolution increment in the first order Δ – Σ ADC

$$n' - n = \frac{3}{2} \log_2(r_{os}) - 0.86$$

Every increment of r_{os} by a factor of 2 produces a resolution gain of 1 and 1/2 bit (1.5 bits). This gain was only 1/2 bit in the pure oversampling ADC

Example

$$n' - n = 11$$
 bits
 $r_{OS} = 2^{\frac{2}{3}(n' - n + 0.86)} \approx 240$

$$(n' - n + 0.86)\frac{2}{3} = \log_2(r_{os})$$

This OSR value is rather large, but also the gain in resolution is very large Starting with a comparator (single-bit quantizer), it is possible to obtain 12 bits

ADC and DAC non idealities in $\Delta\text{--}\Sigma$ ADC



Electrical noise, offset and non-linearity errors of the ADC are shaped by the high pass NTF of the modulator, then the effect on the signal BW is negligible.



The **DAC** should be linear because it is in the feedback path. The DAC noise (that includes also non-linearity errors) are simply summed-up to the input signal.

Single-bit Δ – Σ ADC

As we have seen, the DAC linearity is a main issue of the Δ - Σ approach

A widely used solution is the single bit Δ – Σ ADC

In the single bit D-S ADC the internal Nyquist-rate ADC is a single-bit quantizer, i.e., a comparator



Single-bit Δ - Σ ADC

<u>Tutorial Analog-Devices</u> <u>Delta-Sigma</u>



H(z) implementation (Single ended)

Classical, "parasitic insensitive" Switched **Capacitor Integrator**



Note: electrical noise and distortion of the DT integrator are not shaped by the NTF: careful design of the integrator is required.

Physical noise



<u>At each phase</u> of the SC integrator, in addition to the charge transfer from C1 to C2, the sampling process produces noise as a consequence of a **thermal noise** generated due to finite ON resistance of the switch: KT/C noise. Power (V^2) of the KT/C process on C1:

$$\langle v_{n,TH}^2
angle = 2 imes rac{KT}{C_1}$$

This error is added before the accumulation into C2: hence from the system-level point of view it is injected into the system at the system input



Within the signal bandwidth, the power is divided by OSR (r_{os})

Higher order Δ – Σ ADCs

Example: second-order ADC

Advantage: 2.5 bits are gained doubling the OSR (instead of 1.5 bits). Same final resolution with a much smaller OSR The 2nd order D-S ADC is a very popular converter for sensor interfaces.