#### SISTEMI EMBEDDED

Building a Nios II <u>Computer</u> from scratch

Federico Baronti

Last version: 20170327

# Introduction

- <u>Problem</u>:
  - Build a (NIOS II) Computer tailored to application needs
- <u>Solutions:</u>
  - Use library cores and custom HDL code
  - Use specific design tools (Qsys) to help assemble the system
    - Components (CPUs, memory (controllers), peripherals,...) selected from Altera, other vendors or custom libraries
    - Connections (<u>Avalon System Interconnect Fabric</u>) are generated automatically by the tool
      - Need for standard interfaces
- DE2\_basic\_ and DE2\_media\_ computers are pre-built Nios II systems with different choices for the proc. (economy and fast) and the peripherals available in the University Program package

# Avalon System Interconect Fabric

- Overview of Avalon standard interfaces:
  - Clock
  - Reset
  - Interrupt
  - Memory-Mapped (master and slave)
  - Streaming (source and sink)
  - Conduit

#### Example: First Nios System

Handles slider switches and LEDs through PIO peripherals



#### First Nios Computer components

- CPU (simplest, *i.e.*, *economy* version) with JTAG Debug Module
- On-chip memory for program and data (8 KB)
- 2 PIOs
  - Input for reading slider switches (8 bit)
  - Output for driving green LEDs (8 bit)
- System ID Peripheral for computer identification

#### Nios II Hardware Flow



#### **Qsys Flow**



# Guided example (1)

- Create a new project in Quartus II
  - Select FPGA: Cyclone II EP2C35F672C6N
- Launch Qsys tool
- Define the Nios\_system components
  - Clock source: *clk* (it is added automatically)
  - Nios II Proc.: nios2\_proc
    - Choose the economy version of the NiosII proc. (NiosII/e) and the Level 1 for the JTAG Debug Module
  - On-chip Memory: onchip\_memory
  - PIO: green\_leds
    - Output for driving LEDS
  - PIO: sliders
    - Input for reading slider switches status
  - System ID Peripheral: sysid (ID = 1!)

#### Qsys main window

🗼 Qsys File Edit System View Tools Help	Component instance name	Base address	×
Component Library  Project  New Component  Library  Config-Bypass App Example  B-Bridges	System Contents       Address Mar       Clock Settings       Project Settings       Instance Parameters       System Inspector       HDL Example       General         Image: System Contents       Address Mar       Clock Settings       Project Settings       Instance Parameters       System Inspector       HDL Example       General         Image: System Contents       Address Mar       Clock Settings       Description       Export       Clock         Image: System Contents       Clock       Source       Clock Source       Clock Input       Clock Input       Clock Input       Clock Clock Input	Base	En
Bridges and Adapters     Bridges and Adapters     Colock and Reset     Configuration & Programming     DSP     Embedded Processors     Interface Protocols     Merrin Components     Microcontroller Peripherals     Peripherals     P-PLL     Cosys Interconnect     Window Bridge      Minow Bridge      Mew Edit     Add	Configure internal connections Configure internal connections	tS	4
Messages	Bath		_
Description	Paul		

## **CPU** choice

- Choose the most suited processor core
- 3 variants:
  - Economy
  - Standard
  - Fast
- Different features
  - Trade-off
     performance-cost

MegaCara	lios I)	[ Processor				About Documentati
Parameter Settinos						
Core Nos II	Caches a	nd Memory Interfaces	Advanced Reatures	MNU and MPU Settings	JTAG Debug Module	> Custom Instructi
Core Nics II						
Select a Nios II	core:					
		Nios II/e	ONios II/s	ONios II/f		
Nios I Selector Guide Family: Cyclon f <sub>srystem</sub> : 50.0 M cpuid: D	BRK 32: 9 HI HI	sC -bit	RISC 32-kit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide	RSC 32-bt Instruction Cache Branch Prediction Hardware Muticly Hardware Divide Barret Shifter Data Cache Donamic Branch Predict	tion	
Performance at f	50.0 MHz Up	to 5 DMIPS	Up to 25 DMIPS	Up to 51 DMPS		
Logic Usage	60	/0-700 LEs	1200-1400 LEs	1400-1800 LEs		
Memory Usage	Tv	vo M4Ka (priegulyl)	Two M4Ks + cache	Three M4Ks + cache		
Hardware Multipl Reset Yector:	X F Course	a Multipliors	Hardware Divise     Offset: 0x			
Exception Vector	r: Memory:		Vifiset: 0x2	a	)	
Only include the MMJ when derig is recording in the opports on MMJ Fast TLB Miss Exception Vector: Memory:						
🗥 Warning Res	d rector and	d Exception vector cannol	be set until memory devices	are connected to the Nios II pro	Cessor	

At least one memory must be present in the Qsys system in order to configure the **Reset** and **Exception** addresses

#### Additional peripherals

PIO (Parallel I/O) -	· pio_0 🔀				
PIO (Pa atters_avalor	rallel I/O)				
Block Diagram					
clock reset avaion conduit	pio_0 cik reset st external_connection				
Basic Settings					
Width (1 -32 bits):	в				
Direction	O Bidir				
	🔿 inOut				
	Output				
Output Port Resst Value	D::00000000000000000000000000000000000				
Curtout Register					
Enable individual bit	settino/clearino				
Coge capture registe					
Edita Tuna					
Euge type.					
Enable off-cleaning to	or eege capture register				
* Interrupt					
🔄 Generate IRQ					
IRG Type:	LEVBL V				
Level: Interrupt CPU when any unwested I/O pin is logic true Edge: Interrupt CPU when any unmested bit in the edge-capture register is logic true. Available when synchronous capture is enabled					
* Test bench wiring					
Hardwire PIO inputs	in test bench				
Drive inputs to:	0::000000000000000000000000000000000000				
🕕 Info: pio_0: PIO inputs	are not hardwired in test bench. Undefined values				
< U	>				
	Cancel Finish				

Megatore altera_avalon_sysid			ation
Show signals  Sysid  Clk  reset  reset  reset  avalon	attera_avalon_sysid	Details           System ID:         1           Time stamp:         1365584360           A unique ID is assigned every time the system is generated.	

# **On-chip memory**

- Define the organization of the on chip-memory
  - Type (ROM, RAM)
  - Size
  - Word length
- Initialization file: onchip\_mem.hex

On-Chip Memory (RAM or ROM) - onchip_memory2_0						
MogeCere' al	On-Chip Memory (RAM or ROM) sters_svston_anchip_memory2					
Block Diag	ram					
		clock = clk1 avaion = s1 reset = reset1	0			
Memory ty	/рс					
Type:		RAM (Writable)				
Dusl-por	t access					
Read During	Write Mode:	DONT_CARE				
Block type:		Auto 💙				
▼ Size						
Data width:		32 💌				
Total memory	y size:	4096	bytes			
🗌 Minimize	memory black us	sage (may impact fmsx)				
Read laten	cy					
Slave st Late	ency:	1 🛩				
Slave s2 Late	ency:	1 💌				
Memory in	nitialization					
🔽 initialize	memory content					
🔄 Enable n	on-default initials	sation file				
User created	initialization file	onchip_memory2_0				
🔄 Enable in	1-System Memory	Content Editor feature				
Instance ID:		NONE				
			0	ancel Finish		

# Guided example (2)

#### Configure internal connections

- Route *clk* from Clock Source component to the other components
- Create *reset* network
  - "Route" reset signals from Clock Source and JTAG Debug Module (within the Nios II proc.) components to the other components
  - Can be done automatically using <u>Create Global Reset Network</u> command (System menu)
- Link the Avalon Memory-Mapped Interfaces:
  - data\_master (Nios II proc.), jtag\_debug\_module (Nios II proc.), s1 (onchip\_memory), s1 (PIO: sliders, green\_leds), control\_slave (sysid)
  - instruction\_master (Nios II proc.), jtag\_debug\_module (Nios II proc.), s1 (onchip\_memory)

# Guided example (3)

#### Export external connections

 Sliders and green\_leds PIOs have <u>conduit</u> interfaces, the related signals (external\_connection) must be routed to the Qsys system boundary

#### Assign base addresses

- Manually to each component with slave Memory-Mapped Interfaces (pay attention to avoid overlaps!)
- Assign Base Addresses (from the System menu)

#### Guided example (4)

#### We are now ready to generate the Qsys system and go back to Quartus II

Use	Connections	Name	Description	Export	Clock	Base	End
<b>V</b>		🗖 clk	Clock Source				
		clk_in	Clock Input	clk			
	$\rightarrow \rightarrow$	clk_in_reset	Reset Input	reset			
		clk	Clock Output	Double-click to export	clk		
		clk_reset	Reset Output	Double-click to export			
1		nios2_proc	Nios II Processor				
	$  \uparrow   \rightarrow  $	clk	Clock Input	Double-click to export	clk		
	$   \uparrow \uparrow \downarrow \downarrow$	reset_n	Reset Input	Double-click to export	[clk]		
		data_master	Avalon Memory Mapped Master	Double-click to export	[clk]	IRQ 0	IRQ 31
		instruction_master	Avalon Memory Mapped Master	Double-click to export	[clk]		
		jtag_debug_module_reset	Reset Output	Double-click to export	[clk]		
	♦ ♦  >	jtag_debug_module	Avalon Memory Mapped Slave	Double-click to export	[clk]		0x4fff
	×	custom_instruction_master	Custom Instruction Master	Double-click to export			
<b>v</b>		□ green_leds	PIO (Parallel I/O)				
	♦	clk	Clock Input	Double-click to export	clk		
	↓ ♦ ↓ ↓ ♦	reset	Reset Input	Double-click to export	[clk]		
	♦ +  >	s1	Avalon Memory Mapped Slave	Double-click to export	[clk]		0x500f
		external_connection	Conduit	green_leds_external_connection			
1		sliders	PIO (Parallel I/O)				
	♦	clk	Clock Input	Double-click to export	clk		
	↓ ♦ ↓ ↓ ♦	reset	Reset Input	Double-click to export	[clk]		
	♦ +	s1	Avalon Memory Mapped Slave	Double-click to export	[clk]		0x501f
		external_connection	Conduit	sliders_external_connection			
<b>V</b>		⊡ sysid	System ID Peripheral				
	$  \bullet   + + + \rightarrow  $	clk	Clock Input	Double-click to export	clk		
	↓ ♦ ↓ ↓ ♦	reset	Reset Input	Double-click to export	[clk]		
		control_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]		0x5027
1		onchip_memory	On-Chip Memory (RAM or ROM)				
	$ \bullet +++\rightarrow $	clk1	Clock Input	Double-click to export	clk		
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk1]		0x3fff
		reset1	Reset Input	Double-click to export	[clk1]		

# Guided example (6)

- Back to Quartus II
  - Import Qsys system into Quartus project. Do one of the followings:
    - <u>Method I</u>: Add the .qip file stored in *nios\_system>*/synthesis to the project
    - <u>Method II</u>: Add the .qsys file to the project
  - Create the root module of the project
  - Include the Nios\_system module as hierarchical block (Verilog)
  - Import pin assignment from de2.qsf
  - Compile the project to make the hardware ready

# Guided example (7)

- Integrating Qsys system into Quartus II project
  - <u>Method I</u>: Add the (Quartus II file) .qip file stored in <*nios\_system*>/synthesis to the project
    - .qip file is created when generating the Qsys system together with the .sopcinfo and the HDL files
    - It lists all the files necessary for compilation in Quartus II, including the references to the HDL files generated by Qsys

# Guided example (8)

- Integrating Qsys system into Quartus II project
  - Method II: Add the .qsys file to project
    - The Qsys system is **now** (re)generated by Quartus II at each compilation
    - The generated HDL files are stored at a different path than those generated directly by Qsys

- db/ip/<nios\_system>

- Note that the sysid timestamp changes at each compilation in Quartus II
- The BSP must be regenerated using the new sopcinfo file after each compilation, even if we have not made any change to the Qsys system!

# Guided example (7a)

Project root module



# Guided example (7b)

#### • Project root module

```
// my_DE2_first_computer.v
```

```
module my_DE2_first_computer(
    //input
    CLOCK_50,
    KEY,
    SW,
    //output
    LEDG
);
    input CLOCK_50;
```

input [0:0] KEY; input [7:0] SW;

```
output [7:0] LEDG;
```

#### // Add the nios\_system instance

// The instance template can be copied from Qsys HDL example tab

# Guided example (7c)

 Project root module (using Verilog-2001 C-style port declaration)

// my\_DE2\_first\_computer.v

```
module my_DE2_first_computer(
input CLOCK_50,
input [0:0] KEY,
input [7:0] SW,
```

output [7:0] LEDG

);

#### // Add the nios\_system instance

// The instance template can be copied from Qsys HDL example tab

# Testing First Nios System (1)

- Write a program that makes the GREEN LEDS to be controlled by the SLIDERS SWITCHES
- If successful, generate the hex file to initialize the on-chip memory. Recompile the Quartus project and reprogram the FPGA. <u>Your program should run automatically!</u>
- To generate the hex file from elf. Open the Nios 2 Command Shell and navigate to the Eclipse project folder. Customize the following command:

elf2hex --record=4 --width=32 --base=<*onchip\_memory* **base** address> --end=<*onchip\_memory* **end** address> --input=<*eclipse\_project\_name*.elf> --output=../../Hardware/onchip\_mem.hex

# Testing First Nios System (1a)

- Enrich the *First Nios System* w/ 2 additional PIOs properly configured to control the **push buttons** (w/ edge capture capability) and the **HEX3-HEX0 7-seg displays** available on the DE2 board.
  - Make the ID of this new computer equal to 2
  - Test the computer running the LED rotation, the Fast Click and the Week day programs
  - Recall that the push button signal is low when the switch is pressed and that a led of the 7-seg display is ON when driven low
    - Try to guess what's inside the parallel port peripheral connected to the HEX 7-seg displays used in the DE2 Basic Computer

# Testing First Nios System (2)

- Go back to Qsys, add the JTAG-UART peripheral (Library/Interface Protocols/Serial), regenerate the Nios system and compile the design again (top level entry does not need to be changed)
- Write a program that say Hello to the host together w/ the system ID and timestamp

# Testing First Nios System (3)

- Allocated on chip memory is not enough!
  - JTAG-UART device driver requires more memory than the one available
  - In a future lesson, we will learn some techniques to reduce the memory footprint of our software
  - Now, we can:
    - try to enlarge the on-chip memory. <u>Note that</u> EP2C35 FPGA has 105 x M4Kb=52.5 KB; some M4K blocks are used to implement the proc. and the JTAG Debug Module
    - add the SDRAM Controller to our Qsys system to use the 8 MB SDRAM memory (Zentel A3V64S40ETP-G6) present on the DE2 board

#### SDRAM memory (1)



26

## SDRAM memory (2)





Burst Length = 4

27

Write



# SDRAM memory (2)

Devemeter	Symbol	Ver	Unit	Noto	
Parameter	Symbol	-6	-7	Onit	NOLE
Row active to row active delay	trrd(min)	12	14	ns	1
RAS to CAS delay	trcd(min)	18	21	ns	1
Row precharge time	trp(min)	18	21	ns	1
Pow active time	tRAS(min)	40	42	ns	1
Now active time	tras(max)	100	100	us	
Row cycle time	tRC(min)	58	63	ns	1
Last data in to row precharge	tRDL(min)	2	2	CLK	2
Col. address to col. address delay	tccd(min)	1	1	CLK-	
Last data in to new col. address delay	tcoL(min)	1	1	CLK	2
Last data in to burst stop	tBDL(min)	1	1	CLK	2
Mode register set cycle time	tmrd(min)	2	2	CLK	
Refresh interval time	tref(max)	64	64	ms	
Auto refresh cycle time	tarfc(min)	60	70	ns	28

#### SDRAM memory (3)

<b>D</b>	<b>, ,</b>	Č o sekal	-6		-	7		Nete	
Paramet	Symbol	Min	Max	Min	Max	Unit	Note		
	CAS latency=3	tcc (3)	6	1000	7	1000			
CLK cycle time	CAS latency=2	tcc (2)	10	1000	10	1000	ns	1	
CLK to valid output dalay	CAS latency=3	tsac (3)		5.5		6	20	1.0	
	CAS latency=2	tsac (2)		6		6	115	1,2	
Output data hold time	CAS latency=3	toн (3)	2.5		2.5		20	2	
	CAS latency=2	tон (2)	2.5		2.5		115	2	
CLK high pulse width	tсн	2.5		2.5		ns	3		
CLK low pulse width		tc∟	2.5		2.5		ns	3	
Input setup time		tsı	1.5		1.5		ns	3	
Input hold time		tнı	1		1		ns	3	
Transition time of CLK		ts∟z	0		0		ns	2	
	CAS latency=3	40.17		5.5		6			
	CAS latency=2	ISHZ		6		6	115		

# SDRAM memory (4)

#### **Initialization sequence**

- 4. After stable power and stable clock, wait 200us.
- 5. Issue precharge all command (PALL).
- 6. After tRP delay, set 2 or more auto refresh commands (REF).
- 7. Set the mode register set command (MRS) to initialize the mode register.

## SDRAM controller (1)



## SDRAM controller (2)

• Library/Memory and Memory Controllers/SDRAM Interfaces

👃 SDRAM Controller - new_sdram_controller_0							
SDRAM Controller altera_avalon_new_sdram_contr	oller Documentation						
Block Diagram          Show signals         new_sdram_controller_0         clk         clock         reset         avalon         wire         conduit         era_avalon_new_sdram_controller	Memory Profile Timing          Data Width         Bits:       16 •         Architecture         Chip select:       1 •         Banks:       4 •         Address Width         Row:       12         Column:       8         Generic Memory model (simulation only)         Include a functional memory model in the system testbench         Memory Size = 8 MBytes         4194304 x 16         64 MBits						

## SDRAM controller (3)

• Library/Memory and Memory Controllers/SDRAM Interfaces

SDRAM Controller attera_avalon_new_sdram_controller			ocumentation	]	
Block Diagram     Show signals	Memory Profile Timing CAS latency cycles::	© 1		•	
new_sdram_controller_0	Initialization refrach evolution	<ul><li>2</li><li>3</li></ul>			
s1 avalon	Issue one refresh command every: Delay after powerup, before initialization:	2	us = 64	m	s/4096
era_avalon_new_sdram_controller	Duration of refresh command (t_rfc): Duration of precharge command (t_rp):	70.0	ns		
	ACTIVE to READ or WRITE delay (t_rcd): Access time (t_ac):	20.0	ns		
	Write recovery time (t_wr, no auto precharge):	14.0	ns		

# SDRAM controller (4)

- Instantiate and configure the component for SDRAM memory
- Set Qsys internal connection: clock, reset and Avalon MM slave
- Export signals towards the memory chip (Conduit interface)
- Assign Base Address

								lenna.	 
<b>V</b>					sdram_controller	SDRAM Controller			
	•			$\longrightarrow$	• clk	Clock Input	Double-click to export	clk	
		┡┼	++	$\longrightarrow$	reset	Reset Input	Double-click to export	[clk]	
		- <b>-</b>	•	$\longrightarrow$	s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x00ff_ffff
					wire	Conduit	sdram_controller		

 Move Reset and Exception addresses to freshly created SDRAM controller

# SDRAM controller (5)

- Generate the Qsys system (mandatory if using the .qip file) and go back to Quartus II
- Update the Qsys system instance (you can use the template in the HDL Example tab of Qsys)
- Update the module interface to include the external SDRAM controller signals
  - Connect them to new Qsys system instance
  - Create the PLL to generate the SDRAM clock

### SDRAM controller (6)

// my\_DE2\_first\_computer.v

module my\_DE2\_first\_computer( //input CLOCK\_50, KEY, SW, //output LEDG // Memory (SDRAM) DRAM DQ, DRAM\_ADDR, DRAM\_BA\_1, DRAM BA 0, DRAM\_CAS\_N, DRAM\_RAS\_N, DRAM CLK, DRAM\_CKE, DRAM\_CS\_N, DRAM\_WE\_N, DRAM\_UDQM, DRAM LDQM

## SDRAM controller (6)

	CLOCK_50;
[0:0]	KEY;
[7:0]	SW;
[7:0]	LEDG;
y (SDRAM)	
[15:0]	DRAM_DQ;
[11:0]	DRAM_ADDR;
	DRAM_BA_1;
	DRAM_BA_0;
	DRAM_CAS_N;
	DRAM_RAS_N;
	DRAM_CLK;
	DRAM_CKE;
	DRAM_CS_N;
	DRAM_WE_N;
	DRAM_UDQM;
	DRAM_LDQM;
	[0:0] [7:0] [7:0] y (SDRAM) [15:0] [11:0]

#### // Add the nios\_system instance

// The instance template can be copied from Qsys HDL example tab
// (Generate) and Connect the SDRAM Clock (DRAM\_CLK)
endmodule

## SDRAM Clock

- DRAM\_CLK must lead CLOCK\_50 by 3 ns
- Require instantiating and configuring a PLL
  - Can be done using the MegaWizard Plug-in Manager [I/O Library]
  - c0 and c1 have the same frequency as inclok0, i.e.,
     50 MHz but are shifted sdram\_pll
     eachother by 3 ns
- Integrate the PLL into the top module
- Compile the design



# Putting into practice

- Create a new project in Eclipse and see if the new computer works with the SDRAM memory
- If ok, re-enable the stdio functions and write a simple program that use them

– Work on the Blocking/Non blocking I/O operations

• When done, go ahead to integrate the LCD into your computer

## 16x2 Character Display (1)

#### Architecture of the 16x2 character display peripheral



# 16x2 Character Display (2)

External signals of the FPGA connected to the 16x2 character display

Port declaration of module character\_lcd\_0 ( the 16x2 character LCD module

// Inputs

address,

chipselect,

writedata,

LCD DATA,

// Outputs LCD ON,

LCD\_BLON,

waitrequest

);

41

LCD\_EN, LCD RS, LCD RW, readdata,

// Bidirectionals

clk,

reset,

read, write,

Signal Name	FPGA Pin No.	Description
LCD_DATA[0]	PIN_J1	LCD Data[0]
LCD_DATA[1]	PIN_J2	LCD Data[1]
LCD_DATA[2]	PIN_H1	LCD Data[2]
LCD_DATA[3]	PIN_H2	LCD Data[3]
LCD_DATA[4]	PIN_J4	LCD Data[4]
LCD_DATA[5]	PIN_J3	LCD Data[5]
LCD_DATA[6]	PIN_H4	LCD Data[6]
LCD_DATA[7]	PIN_H3	LCD Data[7]
LCD_RW	PIN_K4	LCD Read/Write Select, 0 = Write, 1 = Read
LCD_EN	PIN_K3	LCD Enable
LCD_RS	PIN_K1	LCD Command/Data Select, 0 = Command, 1 = Data
LCD_ON	PIN_L4	LCD Power ON/OFF
LCD_BLON	PIN_K2	LCD Back Light ON/OFF

### **Character LCD API**

- <u>Header file</u>: altera\_up\_character\_lcd.h
- <u>Device type</u>: alt\_up\_character\_lcd\_dev
- <u>Function prototypes</u>:
  - alt\_up\_character\_lcd\_dev\* alt\_up\_character\_lcd\_open\_dev(const char\* name);
  - void alt\_up\_character\_lcd\_init(alt\_up\_character\_lcd\_dev \*lcd);
  - int alt\_up\_character\_lcd\_set\_cursor\_pos (alt\_up\_character\_lcd\_dev \*lcd, unsigned x\_pos, unsigned y\_pos);
  - void alt\_up\_character\_lcd\_string(alt\_up\_character\_lcd\_dev \*lcd, const char \*ptr);

#### Test the new Nios II system

• Write a simple program that wtites a string on the 16x2 character display

#### References

 Altera "Embedded Peripherals User Guide," *ug\_embedded\_ip.pdf*

– Section I - Chapter 2. SDRAM controller

- Zentel, "A3V64S40FTP datasheet"
- Altera, "Using the SDRAM Memory on Altera's DE2 Board," tut\_DE2\_sdram\_verilog.pdf with Verilog Design
- Altera, "16x2 Character Display for Altera DE2-Series Boards," Character\_LCD.pdf